blob: d756f447f7faed06880c80c343de219f93b836de [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
stroesea20b27a2004-12-16 18:05:42 +00002 * (C) Copyright 2001-2004
wdenkc6097192002-11-03 00:24:07 +00003 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_405GP 1 /* This is a PPC405 CPU */
wdenkc837dcb2004-01-20 23:12:12 +000037#define CONFIG_4xx 1 /* ...member of PPC4xx family */
wdenkc6097192002-11-03 00:24:07 +000038#define CONFIG_CPCI405 1 /* ...on a CPCI405 board */
wdenkc837dcb2004-01-20 23:12:12 +000039#define CONFIG_CPCI405_VER2 1 /* ...version 2 */
wdenkc6097192002-11-03 00:24:07 +000040
wdenkc837dcb2004-01-20 23:12:12 +000041#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
wdenkc6097192002-11-03 00:24:07 +000042
stroesea20b27a2004-12-16 18:05:42 +000043#define CONFIG_SYS_CLK_FREQ 33330000 /* external frequency to pll */
wdenkc6097192002-11-03 00:24:07 +000044
45#define CONFIG_BAUDRATE 9600
46#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
47
wdenkc6097192002-11-03 00:24:07 +000048#undef CONFIG_BOOTARGS
stroesea20b27a2004-12-16 18:05:42 +000049#undef CONFIG_BOOTCOMMAND
50
51#define CONFIG_PREBOOT /* enable preboot variable */
wdenkc6097192002-11-03 00:24:07 +000052
53#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
54#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
55
56#define CONFIG_MII 1 /* MII PHY management */
wdenkc837dcb2004-01-20 23:12:12 +000057#define CONFIG_PHY_ADDR 0 /* PHY address */
stroesea20b27a2004-12-16 18:05:42 +000058#define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */
wdenkc6097192002-11-03 00:24:07 +000059
60#define CONFIG_RTC_M48T35A 1 /* ST Electronics M48 timekeeper */
61
wdenkc837dcb2004-01-20 23:12:12 +000062#define CONFIG_BOOTP_MASK (CONFIG_BOOTP_DEFAULT | \
stroesefe389a82003-08-28 14:17:32 +000063 CONFIG_BOOTP_DNS | \
64 CONFIG_BOOTP_DNS2 | \
65 CONFIG_BOOTP_SEND_HOSTNAME )
stroese9919f132003-05-23 11:38:22 +000066
wdenkc6097192002-11-03 00:24:07 +000067#define CONFIG_COMMANDS ( CONFIG_CMD_DFL | \
stroese9919f132003-05-23 11:38:22 +000068 CFG_CMD_DHCP | \
wdenkc6097192002-11-03 00:24:07 +000069 CFG_CMD_PCI | \
70 CFG_CMD_IRQ | \
71 CFG_CMD_IDE | \
stroesea20b27a2004-12-16 18:05:42 +000072 CFG_CMD_FAT | \
wdenkc6097192002-11-03 00:24:07 +000073 CFG_CMD_ELF | \
74 CFG_CMD_DATE | \
75 CFG_CMD_JFFS2 | \
76 CFG_CMD_I2C | \
stroesead10dd92003-02-14 11:21:23 +000077 CFG_CMD_MII | \
stroesea0e135b2003-06-24 14:30:28 +000078 CFG_CMD_PING | \
stroesea20b27a2004-12-16 18:05:42 +000079 CFG_CMD_BSP | \
wdenkc837dcb2004-01-20 23:12:12 +000080 CFG_CMD_EEPROM )
wdenkc6097192002-11-03 00:24:07 +000081
stroesea20b27a2004-12-16 18:05:42 +000082#if 0 /* test-only */
83#define CONFIG_NETCONSOLE
84#define CONFIG_NET_MULTI
85
86#ifdef CONFIG_NET_MULTI
87#define CONFIG_PHY1_ADDR 1 /* PHY address: for NetConsole */
88#endif
89#endif
90
wdenkc6097192002-11-03 00:24:07 +000091#define CONFIG_MAC_PARTITION
92#define CONFIG_DOS_PARTITION
93
stroesea20b27a2004-12-16 18:05:42 +000094#define CONFIG_SUPPORT_VFAT
95
96#if 0 /* test-only */
97#define CONFIG_AUTO_UPDATE 1 /* autoupdate via compactflash */
98#endif
99
wdenkc6097192002-11-03 00:24:07 +0000100/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
101#include <cmd_confdefs.h>
102
Bartlomiej Siekaaddb2e12006-03-05 18:57:33 +0100103#define CFG_NAND_LEGACY
104
wdenkc837dcb2004-01-20 23:12:12 +0000105#undef CONFIG_WATCHDOG /* watchdog disabled */
wdenkc6097192002-11-03 00:24:07 +0000106
wdenkc837dcb2004-01-20 23:12:12 +0000107#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
wdenkc6097192002-11-03 00:24:07 +0000108
109/*
110 * Miscellaneous configurable options
111 */
112#define CFG_LONGHELP /* undef to save memory */
113#define CFG_PROMPT "=> " /* Monitor Command Prompt */
114
115#undef CFG_HUSH_PARSER /* use "hush" command parser */
116#ifdef CFG_HUSH_PARSER
wdenkc837dcb2004-01-20 23:12:12 +0000117#define CFG_PROMPT_HUSH_PS2 "> "
wdenkc6097192002-11-03 00:24:07 +0000118#endif
119
120#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
wdenkc837dcb2004-01-20 23:12:12 +0000121#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkc6097192002-11-03 00:24:07 +0000122#else
wdenkc837dcb2004-01-20 23:12:12 +0000123#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
wdenkc6097192002-11-03 00:24:07 +0000124#endif
125#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
126#define CFG_MAXARGS 16 /* max number of command args */
127#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
128
wdenkc837dcb2004-01-20 23:12:12 +0000129#define CFG_DEVICE_NULLDEV 1 /* include nulldev device */
wdenkc6097192002-11-03 00:24:07 +0000130
wdenkc837dcb2004-01-20 23:12:12 +0000131#define CFG_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
wdenkc6097192002-11-03 00:24:07 +0000132
stroesea20b27a2004-12-16 18:05:42 +0000133#define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */
134
wdenkc6097192002-11-03 00:24:07 +0000135#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
136#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
137
wdenkc837dcb2004-01-20 23:12:12 +0000138#undef CFG_EXT_SERIAL_CLOCK /* no external serial clock used */
139#define CFG_IGNORE_405_UART_ERRATA_59 /* ignore ppc405gp errata #59 */
140#define CFG_BASE_BAUD 691200
wdenkc6097192002-11-03 00:24:07 +0000141
142/* The following table includes the supported baudrates */
wdenkc837dcb2004-01-20 23:12:12 +0000143#define CFG_BAUDRATE_TABLE \
wdenk8bde7f72003-06-27 21:31:46 +0000144 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
145 57600, 115200, 230400, 460800, 921600 }
wdenkc6097192002-11-03 00:24:07 +0000146
147#define CFG_LOAD_ADDR 0x100000 /* default load address */
148#define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */
149
wdenkc837dcb2004-01-20 23:12:12 +0000150#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenkc6097192002-11-03 00:24:07 +0000151
stroesea20b27a2004-12-16 18:05:42 +0000152#define CONFIG_LOOPW 1 /* enable loopw command */
153
wdenkc6097192002-11-03 00:24:07 +0000154#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
155
wdenkc837dcb2004-01-20 23:12:12 +0000156#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
stroese9e7d5eb2003-04-04 16:48:07 +0000157
wdenkc837dcb2004-01-20 23:12:12 +0000158#define CFG_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */
stroese53cf9432003-06-05 15:39:44 +0000159
wdenkc6097192002-11-03 00:24:07 +0000160/*-----------------------------------------------------------------------
161 * PCI stuff
162 *-----------------------------------------------------------------------
163 */
stroesea20b27a2004-12-16 18:05:42 +0000164#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
165#define PCI_HOST_FORCE 1 /* configure as pci host */
166#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
wdenkc6097192002-11-03 00:24:07 +0000167
stroesea20b27a2004-12-16 18:05:42 +0000168#define CONFIG_PCI /* include pci support */
169#define CONFIG_PCI_HOST PCI_HOST_AUTO /* select pci host function */
170#define CONFIG_PCI_PNP /* do pci plug-and-play */
171 /* resource configuration */
wdenkc6097192002-11-03 00:24:07 +0000172
stroesea20b27a2004-12-16 18:05:42 +0000173#define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
wdenkc6097192002-11-03 00:24:07 +0000174
stroesea20b27a2004-12-16 18:05:42 +0000175#define CONFIG_PCI_CONFIG_HOST_BRIDGE 1 /* don't skip host bridge config*/
stroesead10dd92003-02-14 11:21:23 +0000176
stroesea20b27a2004-12-16 18:05:42 +0000177#define CONFIG_PCI_BOOTDELAY 0 /* enable pci bootdelay variable*/
178
179#define CFG_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
180#define CFG_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */
181#define CFG_PCI_SUBSYS_DEVICEID2 0x0406 /* PCI Device ID: CPCI-405-A */
182#define CFG_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
Stefan Roese2076d0a2006-01-18 20:03:15 +0100183#define CFG_PCI_PTM1LA (bd->bi_memstart) /* point to sdram */
184#define CFG_PCI_PTM1MS (~(bd->bi_memsize - 1) | 1) /* memsize, enable hard-wired to 1 */
stroesea20b27a2004-12-16 18:05:42 +0000185#define CFG_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
186#define CFG_PCI_PTM2LA 0xffc00000 /* point to flash */
187#define CFG_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
188#define CFG_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
wdenkc6097192002-11-03 00:24:07 +0000189
190/*-----------------------------------------------------------------------
191 * IDE/ATA stuff
192 *-----------------------------------------------------------------------
193 */
wdenkc837dcb2004-01-20 23:12:12 +0000194#undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
195#undef CONFIG_IDE_LED /* no led for ide supported */
wdenkc6097192002-11-03 00:24:07 +0000196#define CONFIG_IDE_RESET 1 /* reset for ide supported */
197
wdenkc837dcb2004-01-20 23:12:12 +0000198#define CFG_IDE_MAXBUS 1 /* max. 1 IDE busses */
199#define CFG_IDE_MAXDEVICE (CFG_IDE_MAXBUS*1) /* max. 1 drives per IDE bus */
wdenkc6097192002-11-03 00:24:07 +0000200
wdenkc837dcb2004-01-20 23:12:12 +0000201#define CFG_ATA_BASE_ADDR 0xF0100000
202#define CFG_ATA_IDE0_OFFSET 0x0000
wdenkc6097192002-11-03 00:24:07 +0000203
204#define CFG_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
wdenkc837dcb2004-01-20 23:12:12 +0000205#define CFG_ATA_REG_OFFSET 0x0000 /* Offset for normal register accesses */
wdenkc6097192002-11-03 00:24:07 +0000206#define CFG_ATA_ALT_OFFSET 0x0000 /* Offset for alternate registers */
207
208/*-----------------------------------------------------------------------
209 * Start addresses for the final memory configuration
210 * (Set up by the startup code)
211 * Please note that CFG_SDRAM_BASE _must_ start at 0
212 */
213#define CFG_SDRAM_BASE 0x00000000
214#define CFG_FLASH_BASE 0xFFFC0000
215#define CFG_MONITOR_BASE CFG_FLASH_BASE
216#define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */
217#define CFG_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */
218
219/*
220 * For booting Linux, the board info and command line data
221 * have to be in the first 8 MB of memory, since this is
222 * the maximum mapped by the Linux kernel during initialization.
223 */
224#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
225/*-----------------------------------------------------------------------
226 * FLASH organization
227 */
228#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
229#define CFG_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
230
231#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
232#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
233
wdenkc837dcb2004-01-20 23:12:12 +0000234#define CFG_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
235#define CFG_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
236#define CFG_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
wdenkc6097192002-11-03 00:24:07 +0000237/*
238 * The following defines are added for buggy IOP480 byte interface.
239 * All other boards should use the standard values (CPCI405 etc.)
240 */
wdenkc837dcb2004-01-20 23:12:12 +0000241#define CFG_FLASH_READ0 0x0000 /* 0 is standard */
242#define CFG_FLASH_READ1 0x0001 /* 1 is standard */
243#define CFG_FLASH_READ2 0x0002 /* 2 is standard */
wdenkc6097192002-11-03 00:24:07 +0000244
wdenkc837dcb2004-01-20 23:12:12 +0000245#define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
wdenkc6097192002-11-03 00:24:07 +0000246
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200247
248/*
249 * JFFS2 partitions
250 */
251
252/* No command line, one static partition, use whole device */
253#undef CONFIG_JFFS2_CMDLINE
254#define CONFIG_JFFS2_DEV "nor0"
255#define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
256#define CONFIG_JFFS2_PART_OFFSET 0x00000000
257
258/* mtdparts command line support */
259
260/* Use first bank for JFFS2, second bank contains U-Boot.
261 *
262 * Note: fake mtd_id's used, no linux mtd map file.
263 */
264/*
265#define CONFIG_JFFS2_CMDLINE
266#define MTDIDS_DEFAULT "nor0=cpci4052-0"
267#define MTDPARTS_DEFAULT "mtdparts=cpci4052-0:-(jffs2)"
268*/
wdenkc6097192002-11-03 00:24:07 +0000269
270#if 0 /* Use NVRAM for environment variables */
271/*-----------------------------------------------------------------------
272 * NVRAM organization
273 */
274#define CFG_ENV_IS_IN_NVRAM 1 /* use NVRAM for environment vars */
275#define CFG_ENV_SIZE 0x0ff8 /* Size of Environment vars */
276#define CFG_ENV_ADDR \
277 (CFG_NVRAM_BASE_ADDR+CFG_NVRAM_SIZE-(CFG_ENV_SIZE+8)) /* Env */
278
279#else /* Use EEPROM for environment variables */
280
wdenkc837dcb2004-01-20 23:12:12 +0000281#define CFG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
282#define CFG_ENV_OFFSET 0x000 /* environment starts at the beginning of the EEPROM */
283#define CFG_ENV_SIZE 0x800 /* 2048 bytes may be used for env vars*/
wdenk8bde7f72003-06-27 21:31:46 +0000284 /* total size of a CAT24WC16 is 2048 bytes */
wdenkc6097192002-11-03 00:24:07 +0000285#endif
286
287#define CFG_NVRAM_BASE_ADDR 0xf0200000 /* NVRAM base address */
288#define CFG_NVRAM_SIZE (32*1024) /* NVRAM size */
stroesea20b27a2004-12-16 18:05:42 +0000289#define CFG_VXWORKS_MAC_PTR (CFG_NVRAM_BASE_ADDR+0x6900) /* VxWorks eth-addr*/
wdenkc6097192002-11-03 00:24:07 +0000290
291/*-----------------------------------------------------------------------
292 * I2C EEPROM (CAT24WC16) for environment
293 */
294#define CONFIG_HARD_I2C /* I2c with hardware support */
295#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
296#define CFG_I2C_SLAVE 0x7F
297
298#define CFG_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */
wdenkc837dcb2004-01-20 23:12:12 +0000299#define CFG_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
300/* mask of address bits that overflow into the "EEPROM chip address" */
wdenkc6097192002-11-03 00:24:07 +0000301#define CFG_I2C_EEPROM_ADDR_OVERFLOW 0x07
302#define CFG_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
303 /* 16 byte page write mode using*/
wdenkc837dcb2004-01-20 23:12:12 +0000304 /* last 4 bits of the address */
wdenkc6097192002-11-03 00:24:07 +0000305#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
306#define CFG_EEPROM_PAGE_WRITE_ENABLE
307
308/*-----------------------------------------------------------------------
309 * Cache Configuration
310 */
Wolfgang Denk0c8721a2005-09-23 11:05:55 +0200311#define CFG_DCACHE_SIZE 16384 /* For AMCC 405 CPUs, older 405 ppc's */
wdenkc837dcb2004-01-20 23:12:12 +0000312 /* have only 8kB, 16kB is save here */
wdenkc6097192002-11-03 00:24:07 +0000313#define CFG_CACHELINE_SIZE 32 /* ... */
314#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
315#define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
316#endif
317
318/*
319 * Init Memory Controller:
320 *
321 * BR0/1 and OR0/1 (FLASH)
322 */
323
324#define FLASH_BASE0_PRELIM 0xFF800000 /* FLASH bank #0 */
325#define FLASH_BASE1_PRELIM 0xFFC00000 /* FLASH bank #1 */
326
327/*-----------------------------------------------------------------------
328 * External Bus Controller (EBC) Setup
329 */
330
wdenkc837dcb2004-01-20 23:12:12 +0000331/* Memory Bank 0 (Flash Bank 0) initialization */
332#define CFG_EBC_PB0AP 0x92015480
333#define CFG_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
wdenkc6097192002-11-03 00:24:07 +0000334
wdenkc837dcb2004-01-20 23:12:12 +0000335/* Memory Bank 1 (Flash Bank 1) initialization */
336#define CFG_EBC_PB1AP 0x92015480
337#define CFG_EBC_PB1CR 0xFF85A000 /* BAS=0xFF8,BS=4MB,BU=R/W,BW=16bit */
wdenkc6097192002-11-03 00:24:07 +0000338
wdenkc837dcb2004-01-20 23:12:12 +0000339/* Memory Bank 2 (CAN0, 1) initialization */
340#define CFG_EBC_PB2AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
341#define CFG_EBC_PB2CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
342#define CFG_LED_ADDR 0xF0000380
wdenkc6097192002-11-03 00:24:07 +0000343
wdenkc837dcb2004-01-20 23:12:12 +0000344/* Memory Bank 3 (CompactFlash IDE) initialization */
345#define CFG_EBC_PB3AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
346#define CFG_EBC_PB3CR 0xF011A000 /* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */
wdenkc6097192002-11-03 00:24:07 +0000347
wdenkc837dcb2004-01-20 23:12:12 +0000348/* Memory Bank 4 (NVRAM/RTC) initialization */
349/*#define CFG_EBC_PB4AP 0x01805280 / * TWT=3,WBN=1,WBF=1,TH=1,SOR=1 */
350#define CFG_EBC_PB4AP 0x01805680 /* TWT=3,WBN=1,WBF=1,TH=3,SOR=1 */
351#define CFG_EBC_PB4CR 0xF0218000 /* BAS=0xF02,BS=1MB,BU=R/W,BW=8bit */
wdenkc6097192002-11-03 00:24:07 +0000352
wdenkc837dcb2004-01-20 23:12:12 +0000353/* Memory Bank 5 (optional Quart) initialization */
354#define CFG_EBC_PB5AP 0x04005B80 /* TWT=8,WBN=1,WBF=1,TH=5,RE=1,SOR=1*/
355#define CFG_EBC_PB5CR 0xF0318000 /* BAS=0xF03,BS=1MB,BU=R/W,BW=8bit */
wdenkc6097192002-11-03 00:24:07 +0000356
wdenkc837dcb2004-01-20 23:12:12 +0000357/* Memory Bank 6 (FPGA internal) initialization */
358#define CFG_EBC_PB6AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
359#define CFG_EBC_PB6CR 0xF041A000 /* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */
360#define CFG_FPGA_BASE_ADDR 0xF0400000
wdenkc6097192002-11-03 00:24:07 +0000361
362/*-----------------------------------------------------------------------
363 * FPGA stuff
364 */
365/* FPGA internal regs */
wdenkc837dcb2004-01-20 23:12:12 +0000366#define CFG_FPGA_MODE 0x00
367#define CFG_FPGA_STATUS 0x02
368#define CFG_FPGA_TS 0x04
369#define CFG_FPGA_TS_LOW 0x06
370#define CFG_FPGA_TS_CAP0 0x10
371#define CFG_FPGA_TS_CAP0_LOW 0x12
372#define CFG_FPGA_TS_CAP1 0x14
373#define CFG_FPGA_TS_CAP1_LOW 0x16
374#define CFG_FPGA_TS_CAP2 0x18
375#define CFG_FPGA_TS_CAP2_LOW 0x1a
376#define CFG_FPGA_TS_CAP3 0x1c
377#define CFG_FPGA_TS_CAP3_LOW 0x1e
wdenkc6097192002-11-03 00:24:07 +0000378
379/* FPGA Mode Reg */
wdenkc837dcb2004-01-20 23:12:12 +0000380#define CFG_FPGA_MODE_CF_RESET 0x0001
stroese6f4474e2003-03-20 15:31:19 +0000381#define CFG_FPGA_MODE_DUART_RESET 0x0002
382#define CFG_FPGA_MODE_ENABLE_OUTPUT 0x0004 /* only set on CPCI-405 Ver 3 */
wdenkc6097192002-11-03 00:24:07 +0000383#define CFG_FPGA_MODE_TS_IRQ_ENABLE 0x0100
384#define CFG_FPGA_MODE_TS_IRQ_CLEAR 0x1000
wdenkc837dcb2004-01-20 23:12:12 +0000385#define CFG_FPGA_MODE_TS_CLEAR 0x2000
wdenkc6097192002-11-03 00:24:07 +0000386
387/* FPGA Status Reg */
wdenkc837dcb2004-01-20 23:12:12 +0000388#define CFG_FPGA_STATUS_DIP0 0x0001
389#define CFG_FPGA_STATUS_DIP1 0x0002
390#define CFG_FPGA_STATUS_DIP2 0x0004
391#define CFG_FPGA_STATUS_FLASH 0x0008
392#define CFG_FPGA_STATUS_TS_IRQ 0x1000
wdenkc6097192002-11-03 00:24:07 +0000393
wdenkc837dcb2004-01-20 23:12:12 +0000394#define CFG_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
395#define CFG_FPGA_MAX_SIZE 32*1024 /* 32kByte is enough for XC2S15 */
wdenkc6097192002-11-03 00:24:07 +0000396
397/* FPGA program pin configuration */
wdenkc837dcb2004-01-20 23:12:12 +0000398#define CFG_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */
399#define CFG_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */
400#define CFG_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */
401#define CFG_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */
402#define CFG_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */
wdenkc6097192002-11-03 00:24:07 +0000403
404/*-----------------------------------------------------------------------
405 * Definitions for initial stack pointer and data area (in data cache)
406 */
wdenkc837dcb2004-01-20 23:12:12 +0000407#define CFG_INIT_DCACHE_CS 7 /* use cs # 7 for data cache memory */
wdenkc6097192002-11-03 00:24:07 +0000408
wdenkc837dcb2004-01-20 23:12:12 +0000409#define CFG_INIT_RAM_ADDR 0x40000000 /* use data cache */
410#define CFG_INIT_RAM_END 0x2000 /* End of used area in RAM */
wdenkc6097192002-11-03 00:24:07 +0000411#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
412#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
wdenkc837dcb2004-01-20 23:12:12 +0000413#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
wdenkc6097192002-11-03 00:24:07 +0000414
415
416/*
417 * Internal Definitions
418 *
419 * Boot Flags
420 */
421#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
422#define BOOTFLAG_WARM 0x02 /* Software reboot */
423
424#endif /* __CONFIG_H */