blob: 7b0940a7f20cf9d7f79f972892576d6b3a6b89be [file] [log] [blame]
Tom Warrenf01b6312012-12-11 13:34:18 +00001/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Tom Warrenf01b6312012-12-11 13:34:18 +00006 */
7
Tom Warrenbfcf46d2013-02-26 12:18:48 +00008#ifndef _TEGRA_COMMON_H_
9#define _TEGRA_COMMON_H_
Alexey Brodkin1ace4022014-02-26 17:47:58 +040010#include <linux/sizes.h>
Tom Warrenf01b6312012-12-11 13:34:18 +000011#include <linux/stringify.h>
12
13/*
14 * High Level Configuration Options
15 */
16#define CONFIG_ARMCORTEXA9 /* This is an ARM V7 CPU core */
Tom Warrenf01b6312012-12-11 13:34:18 +000017#define CONFIG_SYS_L2CACHE_OFF /* No L2 cache */
18
Tom Warrenf01b6312012-12-11 13:34:18 +000019#include <asm/arch/tegra.h> /* get chip and board defs */
20
Thierry Redingf41f0a12015-07-28 11:35:54 +020021/* Use the Tegra US timer on ARMv7, but the architected timer on ARMv8. */
22#ifndef CONFIG_ARM64
Rob Herring31df9892013-10-04 10:22:47 -050023#define CONFIG_SYS_TIMER_RATE 1000000
24#define CONFIG_SYS_TIMER_COUNTER NV_PA_TMRUS_BASE
Thierry Redingf41f0a12015-07-28 11:35:54 +020025#endif
Rob Herring31df9892013-10-04 10:22:47 -050026
Tom Warrenf01b6312012-12-11 13:34:18 +000027/*
28 * Display CPU and Board information
29 */
30#define CONFIG_DISPLAY_CPUINFO
31#define CONFIG_DISPLAY_BOARDINFO
32
33#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Tom Warrenf01b6312012-12-11 13:34:18 +000034
35/* Environment */
36#define CONFIG_ENV_VARS_UBOOT_CONFIG
37#define CONFIG_ENV_SIZE 0x2000 /* Total Size Environment */
38
39/*
Tom Warrenbfcf46d2013-02-26 12:18:48 +000040 * NS16550 Configuration
Tom Warrenf01b6312012-12-11 13:34:18 +000041 */
Thomas Chou18746262015-11-19 21:48:11 +080042#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
Tom Warrenf01b6312012-12-11 13:34:18 +000043
44/*
Stephen Warrenf1756032014-04-18 10:56:11 -060045 * Common HW configuration.
46 * If this varies between SoCs later, move to tegraNN-common.h
47 * Note: This is number of devices, not max device ID.
48 */
49#define CONFIG_SYS_MMC_MAX_DEVICE 4
50
51/*
Tom Warrenf01b6312012-12-11 13:34:18 +000052 * select serial console configuration
53 */
54#define CONFIG_CONS_INDEX 1
55
56/* allow to overwrite serial and ethaddr */
57#define CONFIG_ENV_OVERWRITE
58#define CONFIG_BAUDRATE 115200
59
Tom Warrenf01b6312012-12-11 13:34:18 +000060/* turn on command-line edit/hist/auto */
Tom Warrenf01b6312012-12-11 13:34:18 +000061#define CONFIG_COMMAND_HISTORY
Tom Warrenf01b6312012-12-11 13:34:18 +000062
Stephen Warren11d9c032013-02-28 15:03:48 +000063/* turn on commonly used storage-related commands */
Stephen Warren11d9c032013-02-28 15:03:48 +000064#define CONFIG_PARTITION_UUIDS
Stephen Warren11d9c032013-02-28 15:03:48 +000065#define CONFIG_CMD_PART
66
Tom Warrenf01b6312012-12-11 13:34:18 +000067#define CONFIG_SYS_NO_FLASH
68
69#define CONFIG_CONSOLE_MUX
70#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Stephen Warren86bd20b2015-04-14 08:41:14 -060071#ifndef CONFIG_SPL_BUILD
72#define CONFIG_SYS_STDIO_DEREGISTER
73#endif
Tom Warrenf01b6312012-12-11 13:34:18 +000074
75/*
Tom Warrenf01b6312012-12-11 13:34:18 +000076 * Increasing the size of the IO buffer as default nfsargs size is more
77 * than 256 and so it is not possible to edit it
78 */
79#define CONFIG_SYS_CBSIZE (256 * 2) /* Console I/O Buffer Size */
80/* Print Buffer Size */
81#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
82 sizeof(CONFIG_SYS_PROMPT) + 16)
Simon Glass0859b492015-06-05 14:39:40 -060083#define CONFIG_SYS_MAXARGS 32 /* max number of command args */
Tom Warrenf01b6312012-12-11 13:34:18 +000084/* Boot Argument Buffer Size */
85#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
86
87#define CONFIG_SYS_MEMTEST_START (NV_PA_SDRC_CS0 + 0x600000)
88#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
89
Thierry Reding65272682015-07-27 11:45:26 -060090#ifndef CONFIG_ARM64
Simon Glass9dacbb22014-11-10 17:16:42 -070091#ifndef CONFIG_SPL_BUILD
Marcel Ziswiler4270d5a2014-08-26 11:49:46 +020092#define CONFIG_USE_ARCH_MEMCPY
Simon Glass9dacbb22014-11-10 17:16:42 -070093#endif
Thierry Reding65272682015-07-27 11:45:26 -060094#endif
Marcel Ziswiler4270d5a2014-08-26 11:49:46 +020095
Tom Warrenf01b6312012-12-11 13:34:18 +000096/*-----------------------------------------------------------------------
97 * Physical Memory Map
98 */
Stephen Warrenbbc1b992015-08-07 16:12:45 -060099#define CONFIG_NR_DRAM_BANKS 2
Tom Warrenf01b6312012-12-11 13:34:18 +0000100#define PHYS_SDRAM_1 NV_PA_SDRC_CS0
101#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512M */
102
103#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
104#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
105
106#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* 256M */
107
108#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_STACKBASE
109#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_MALLOC_LEN
110#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
111 CONFIG_SYS_INIT_RAM_SIZE - \
112 GENERATED_GBL_DATA_SIZE)
113
Tom Warrenf01b6312012-12-11 13:34:18 +0000114#define CONFIG_CMD_ENTERRCM
Tom Warrenf01b6312012-12-11 13:34:18 +0000115
116/* Defines for SPL */
Tom Warrenf01b6312012-12-11 13:34:18 +0000117#define CONFIG_SPL_FRAMEWORK
118#define CONFIG_SPL_RAM_DEVICE
119#define CONFIG_SPL_BOARD_INIT
120#define CONFIG_SPL_NAND_SIMPLE
Albert ARIBAUD6ebc3462013-04-12 05:14:30 +0000121#define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_TEXT_BASE - \
Tom Warrenf01b6312012-12-11 13:34:18 +0000122 CONFIG_SPL_TEXT_BASE)
123#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00010000
124
125#define CONFIG_SPL_LIBCOMMON_SUPPORT
126#define CONFIG_SPL_LIBGENERIC_SUPPORT
127#define CONFIG_SPL_SERIAL_SUPPORT
128#define CONFIG_SPL_GPIO_SUPPORT
129
Stephen Warren026baff2015-01-19 16:25:51 -0700130#define CONFIG_BOARD_EARLY_INIT_F
131#define CONFIG_BOARD_LATE_INIT
Tom Warren3efff992013-03-26 10:39:33 -0700132
Stephen Warrena885f852013-02-28 15:03:45 +0000133/* Misc utility code */
134#define CONFIG_BOUNCE_BUFFER
Tom Warren3efff992013-03-26 10:39:33 -0700135#define CONFIG_CRC32_VERIFY
Simon Glassdd7f65f2013-03-05 14:39:56 +0000136
Stephen Warren68cf64d2014-02-05 09:24:57 -0700137#ifndef CONFIG_SPL_BUILD
138#include <config_distro_defaults.h>
Stephen Warren68295a42015-09-04 22:03:50 -0600139#define CONFIG_FAT_WRITE
Stephen Warren68cf64d2014-02-05 09:24:57 -0700140#endif
141
Tom Warrenf01b6312012-12-11 13:34:18 +0000142#endif /* _TEGRA_COMMON_H_ */