blob: a247663bb4b0d404f3464d02a4b68d0c65e345d3 [file] [log] [blame]
Sergey Lapin10794322008-10-31 12:28:43 +01001/*
2 * (C) Copyright 2007-2008
3 * Stelian Pop <stelian.pop@leadtechdesign.com>
4 * Lead Tech Design <www.leadtechdesign.com>
5 * (C) Copyright 2008 Sergey Lapin <slapin@ossfans.org>
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#include <common.h>
27#include <asm/arch/at91sam9260.h>
28#include <asm/arch/at91sam9260_matrix.h>
29#include <asm/arch/at91sam9_smc.h>
Jean-Christophe PLAGNIOL-VILLARD1332a2a2009-03-21 21:07:59 +010030#include <asm/arch/at91_common.h>
Sergey Lapin10794322008-10-31 12:28:43 +010031#include <asm/arch/at91_pmc.h>
32#include <asm/arch/at91_rstc.h>
33#include <asm/arch/gpio.h>
34#include <asm/arch/io.h>
35#include <asm/arch/hardware.h>
36#if defined(CONFIG_RESET_PHY_R) && defined(CONFIG_MACB)
37#include <netdev.h>
38#include <net.h>
39#endif
40
41DECLARE_GLOBAL_DATA_PTR;
42
43/* ------------------------------------------------------------------------- */
44/*
45 * Miscelaneous platform dependent initialisations
46 */
47
Sergey Lapin10794322008-10-31 12:28:43 +010048static void afeb9260_nand_hw_init(void)
49{
50 unsigned long csa;
51
52 /* Enable CS3 */
53 csa = at91_sys_read(AT91_MATRIX_EBICSA);
54 at91_sys_write(AT91_MATRIX_EBICSA,
55 csa | AT91_MATRIX_CS3A_SMC_SMARTMEDIA);
56
57 /* Configure SMC CS3 for NAND/SmartMedia */
58 at91_sys_write(AT91_SMC_SETUP(3),
59 AT91_SMC_NWESETUP_(0) | AT91_SMC_NCS_WRSETUP_(0) |
60 AT91_SMC_NRDSETUP_(0) | AT91_SMC_NCS_RDSETUP_(0));
61 at91_sys_write(AT91_SMC_PULSE(3),
62 AT91_SMC_NWEPULSE_(3) | AT91_SMC_NCS_WRPULSE_(3) |
63 AT91_SMC_NRDPULSE_(3) | AT91_SMC_NCS_RDPULSE_(3));
64 at91_sys_write(AT91_SMC_CYCLE(3),
65 AT91_SMC_NWECYCLE_(5) | AT91_SMC_NRDCYCLE_(5));
66 at91_sys_write(AT91_SMC_MODE(3),
67 AT91_SMC_READMODE | AT91_SMC_WRITEMODE |
68 AT91_SMC_EXNWMODE_DISABLE |
69 AT91_SMC_DBW_8 |
70 AT91_SMC_TDF_(2));
71
72 at91_sys_write(AT91_PMC_PCER, 1 << AT91SAM9260_ID_PIOC);
73
74 /* Configure RDY/BSY */
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +010075 at91_set_gpio_input(CONFIG_SYS_NAND_READY_PIN, 1);
Sergey Lapin10794322008-10-31 12:28:43 +010076
77 /* Enable NandFlash */
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +010078 at91_set_gpio_output(CONFIG_SYS_NAND_ENABLE_PIN, 1);
Sergey Lapin10794322008-10-31 12:28:43 +010079}
80
Sergey Lapin10794322008-10-31 12:28:43 +010081#ifdef CONFIG_MACB
82static void afeb9260_macb_hw_init(void)
83{
84 /* Enable clock */
85 at91_sys_write(AT91_PMC_PCER, 1 << AT91SAM9260_ID_EMAC);
86
87 /*
88 * Disable pull-up on:
89 * RXDV (PA17) => PHY normal mode (not Test mode)
90 * ERX0 (PA14) => PHY ADDR0
91 * ERX1 (PA15) => PHY ADDR1
92 * ERX2 (PA25) => PHY ADDR2
93 * ERX3 (PA26) => PHY ADDR3
94 * ECRS (PA28) => PHY ADDR4 => PHYADDR = 0x0
95 *
96 * PHY has internal pull-down
97 */
98 writel(pin_to_mask(AT91_PIN_PA14) |
99 pin_to_mask(AT91_PIN_PA15) |
100 pin_to_mask(AT91_PIN_PA17) |
101 pin_to_mask(AT91_PIN_PA25) |
102 pin_to_mask(AT91_PIN_PA26) |
103 pin_to_mask(AT91_PIN_PA28),
104 pin_to_controller(AT91_PIN_PA0) + PIO_PUDR);
105
106 /* Need to reset PHY -> 500ms reset */
107 at91_sys_write(AT91_RSTC_MR, AT91_RSTC_KEY |
108 AT91_RSTC_ERSTL | (0x0D << 8) |
109 AT91_RSTC_URSTEN);
110
111 at91_sys_write(AT91_RSTC_CR, AT91_RSTC_KEY | AT91_RSTC_EXTRST);
112
113 /* Wait for end hardware reset */
114 while (!(at91_sys_read(AT91_RSTC_SR) & AT91_RSTC_NRSTL));
115
116 /* Restore NRST value */
117 at91_sys_write(AT91_RSTC_MR, AT91_RSTC_KEY |
118 AT91_RSTC_ERSTL | (0x0 << 8) |
119 AT91_RSTC_URSTEN);
120
121 /* Re-enable pull-up */
122 writel(pin_to_mask(AT91_PIN_PA14) |
123 pin_to_mask(AT91_PIN_PA15) |
124 pin_to_mask(AT91_PIN_PA17) |
125 pin_to_mask(AT91_PIN_PA25) |
126 pin_to_mask(AT91_PIN_PA26) |
127 pin_to_mask(AT91_PIN_PA28),
128 pin_to_controller(AT91_PIN_PA0) + PIO_PUER);
129
Jean-Christophe PLAGNIOL-VILLARDe2c04762009-03-21 21:08:00 +0100130 at91_macb_hw_init();
Sergey Lapin10794322008-10-31 12:28:43 +0100131}
132#endif
133
134int board_init(void)
135{
136 /* Enable Ctrlc */
137 console_init_f();
138
139 /* arch number of AT91SAM9260EK-Board */
140 gd->bd->bi_arch_number = MACH_TYPE_AFEB9260;
141 /* adress of boot parameters */
142 gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
143
Jean-Christophe PLAGNIOL-VILLARD1332a2a2009-03-21 21:07:59 +0100144 at91_serial_hw_init();
Sergey Lapin10794322008-10-31 12:28:43 +0100145#ifdef CONFIG_CMD_NAND
146 afeb9260_nand_hw_init();
147#endif
Jean-Christophe PLAGNIOL-VILLARD7ebafb72009-03-21 21:07:59 +0100148 at91_spi0_hw_init((1 << 0) || (1 << 1));
Sergey Lapin10794322008-10-31 12:28:43 +0100149#ifdef CONFIG_MACB
150 afeb9260_macb_hw_init();
151#endif
152
153 return 0;
154}
155
156int dram_init(void)
157{
158 gd->bd->bi_dram[0].start = PHYS_SDRAM;
159 gd->bd->bi_dram[0].size = PHYS_SDRAM_SIZE;
160 return 0;
161}
162
163#ifdef CONFIG_RESET_PHY_R
164void reset_phy(void)
165{
166#ifdef CONFIG_MACB
167 /*
168 * Initialize ethernet HW addr prior to starting Linux,
169 * needed for nfsroot
170 */
171 eth_init(gd->bd);
172#endif
173}
174#endif
175
176int board_eth_init(bd_t *bis)
177{
178 int rc = 0;
179#ifdef CONFIG_MACB
Sergey Lapinc63254e2009-05-12 12:25:14 +0400180 rc = macb_eth_initialize(0, (void *)AT91SAM9260_BASE_EMAC, 0x01);
Sergey Lapin10794322008-10-31 12:28:43 +0100181#endif
182 return rc;
183}