blob: eed38c165f0cf9bb259be4970906f76800969b10 [file] [log] [blame]
Michal Simek76316a32007-03-11 13:42:58 +01001/*
Michal Simek4aecfb12010-08-02 14:20:28 +02002 * (C) Copyright 2007-2010 Michal Simek
Michal Simek76316a32007-03-11 13:42:58 +01003 *
Michal Simekcb1bc632007-09-24 00:30:42 +02004 * Michal SIMEK <monstr@monstr.eu>
Michal Simek76316a32007-03-11 13:42:58 +01005 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25#ifndef __CONFIG_H
26#define __CONFIG_H
27
Michal Simek52a822e2008-12-19 13:14:05 +010028#include "../board/xilinx/microblaze-generic/xparameters.h"
Michal Simek76316a32007-03-11 13:42:58 +010029
Michal Simek4aecfb12010-08-02 14:20:28 +020030/* MicroBlaze CPU */
31#define CONFIG_MICROBLAZE 1
Michal Simek1a50f1642007-05-08 14:52:52 +020032#define MICROBLAZE_V5 1
Michal Simek76316a32007-03-11 13:42:58 +010033
Stephan Linz920c3582012-07-04 22:25:30 +020034/* Open Firmware DTS */
35#define CONFIG_OF_CONTROL 1
36#define CONFIG_OF_EMBED 1
37#define CONFIG_DEFAULT_DEVICE_TREE microblaze
38
Stephan Linzbcec8f42012-07-29 00:25:36 +020039/* linear and spi flash memory */
Stephan Linz1fe7e8f2012-06-27 00:28:25 +020040#ifdef XILINX_FLASH_START
41#define FLASH
Stephan Linzbcec8f42012-07-29 00:25:36 +020042#undef SPIFLASH
43#undef RAMENV /* hold environment in flash */
44#else
45#ifdef XILINX_SPI_FLASH_BASEADDR
46#undef FLASH
47#define SPIFLASH
Stephan Linz1fe7e8f2012-06-27 00:28:25 +020048#undef RAMENV /* hold environment in flash */
49#else
50#undef FLASH
Stephan Linzbcec8f42012-07-29 00:25:36 +020051#undef SPIFLASH
Stephan Linz1fe7e8f2012-06-27 00:28:25 +020052#define RAMENV /* hold environment in RAM */
53#endif
Stephan Linzbcec8f42012-07-29 00:25:36 +020054#endif
Stephan Linz1fe7e8f2012-06-27 00:28:25 +020055
Michal Simek76316a32007-03-11 13:42:58 +010056/* uart */
Michal Simekaf7ae1a2008-03-28 12:13:03 +010057#ifdef XILINX_UARTLITE_BASEADDR
Michal Simek4aecfb12010-08-02 14:20:28 +020058# define CONFIG_XILINX_UARTLITE
59# define CONFIG_SERIAL_BASE XILINX_UARTLITE_BASEADDR
60# define CONFIG_BAUDRATE XILINX_UARTLITE_BAUDRATE
61# define CONFIG_SYS_BAUDRATE_TABLE { CONFIG_BAUDRATE }
62# define CONSOLE_ARG "console=console=ttyUL0,115200\0"
Michal Simeke7d591e2008-11-24 11:43:00 +010063#elif XILINX_UART16550_BASEADDR
Michal Simek4aecfb12010-08-02 14:20:28 +020064# define CONFIG_SYS_NS16550 1
65# define CONFIG_SYS_NS16550_SERIAL
Stephan Linz1de55ef2011-11-24 12:32:52 +000066# if defined(__MICROBLAZEEL__)
67# define CONFIG_SYS_NS16550_REG_SIZE -4
68# else
69# define CONFIG_SYS_NS16550_REG_SIZE 4
70# endif
Michal Simek4aecfb12010-08-02 14:20:28 +020071# define CONFIG_CONS_INDEX 1
72# define CONFIG_SYS_NS16550_COM1 \
Stephan Linz1de55ef2011-11-24 12:32:52 +000073 ((XILINX_UART16550_BASEADDR & ~0xF) + 0x1000)
Michal Simek4aecfb12010-08-02 14:20:28 +020074# define CONFIG_SYS_NS16550_CLK XILINX_UART16550_CLOCK_HZ
75# define CONFIG_BAUDRATE 115200
Michal Simeke7d591e2008-11-24 11:43:00 +010076
Michal Simek4aecfb12010-08-02 14:20:28 +020077/* The following table includes the supported baudrates */
78# define CONFIG_SYS_BAUDRATE_TABLE \
79 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
80# define CONSOLE_ARG "console=console=ttyS0,115200\0"
Michal Simeke7d591e2008-11-24 11:43:00 +010081#else
Michal Simek4aecfb12010-08-02 14:20:28 +020082# error Undefined uart
Michal Simekaf7ae1a2008-03-28 12:13:03 +010083#endif
Michal Simek76316a32007-03-11 13:42:58 +010084
85/* setting reset address */
Wolfgang Denk14d0a022010-10-07 21:51:12 +020086/*#define CONFIG_SYS_RESET_ADDRESS CONFIG_SYS_TEXT_BASE*/
Michal Simek76316a32007-03-11 13:42:58 +010087
Michal Simek17980492007-03-26 01:39:07 +020088/* ethernet */
Michal Simek1252df02011-02-28 10:16:09 +010089#undef CONFIG_SYS_ENET
Stephan Linz8422a352012-02-25 00:48:32 +000090#if defined(XILINX_EMACLITE_BASEADDR)
91# define CONFIG_XILINX_EMACLITE 1
Michal Simek4aecfb12010-08-02 14:20:28 +020092# define CONFIG_SYS_ENET
Stephan Linz8422a352012-02-25 00:48:32 +000093#endif
94#if defined(XILINX_LLTEMAC_BASEADDR)
95# define CONFIG_XILINX_LL_TEMAC 1
Michal Simek4aecfb12010-08-02 14:20:28 +020096# define CONFIG_SYS_ENET
Michal Simeke5845e22008-03-28 11:04:01 +010097#endif
Michal Simeke6341382011-08-31 11:51:50 +020098#if defined(XILINX_AXIEMAC_BASEADDR)
99# define CONFIG_XILINX_AXIEMAC 1
100# define CONFIG_SYS_ENET
101#endif
Michal Simek330e5542008-12-19 13:25:55 +0100102
Michal Simeke5845e22008-03-28 11:04:01 +0100103#undef ET_DEBUG
Michal Simek17980492007-03-26 01:39:07 +0200104
Michal Simek76316a32007-03-11 13:42:58 +0100105/* gpio */
Michal Simek4c6a6f02008-03-28 11:22:48 +0100106#ifdef XILINX_GPIO_BASEADDR
Michal Simek4aecfb12010-08-02 14:20:28 +0200107# define CONFIG_SYS_GPIO_0 1
108# define CONFIG_SYS_GPIO_0_ADDR XILINX_GPIO_BASEADDR
Michal Simek4c6a6f02008-03-28 11:22:48 +0100109#endif
Michal Simek76316a32007-03-11 13:42:58 +0100110
111/* interrupt controller */
Michal Simek4d49b282008-05-04 15:42:41 +0200112#ifdef XILINX_INTC_BASEADDR
Michal Simek4aecfb12010-08-02 14:20:28 +0200113# define CONFIG_SYS_INTC_0_ADDR XILINX_INTC_BASEADDR
114# define CONFIG_SYS_INTC_0_NUM XILINX_INTC_NUM_INTR_INPUTS
Michal Simek4d49b282008-05-04 15:42:41 +0200115#endif
Michal Simek76316a32007-03-11 13:42:58 +0100116
117/* timer */
Michal Simekbcbb0462012-06-29 13:46:54 +0200118#if defined(XILINX_TIMER_BASEADDR) && defined(XILINX_TIMER_IRQ)
Michal Simek4aecfb12010-08-02 14:20:28 +0200119# define CONFIG_SYS_TIMER_0_ADDR XILINX_TIMER_BASEADDR
120# define CONFIG_SYS_TIMER_0_IRQ XILINX_TIMER_IRQ
Michal Simek4d49b282008-05-04 15:42:41 +0200121#endif
Michal Simekbcbb0462012-06-29 13:46:54 +0200122
Michal Simek19bf1fb2007-05-07 19:33:51 +0200123/* FSL */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200124/* #define CONFIG_SYS_FSL_2 */
Michal Simek188dc162008-03-28 11:53:02 +0100125/* #define FSL_INTR_2 1 */
Michal Simek19bf1fb2007-05-07 19:33:51 +0200126
Michal Simek76316a32007-03-11 13:42:58 +0100127/*
128 * memory layout - Example
Stephan Linz8f371b12012-07-01 16:44:37 +0200129 * CONFIG_SYS_TEXT_BASE = 0x1200_0000; defined in config.mk
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130 * CONFIG_SYS_SRAM_BASE = 0x1000_0000;
Stephan Linz8f371b12012-07-01 16:44:37 +0200131 * CONFIG_SYS_SRAM_SIZE = 0x0400_0000; 64MB
132 *
133 * CONFIG_SYS_MONITOR_LEN = 0x40000
134 * CONFIG_SYS_MALLOC_LEN = 3 * CONFIG_SYS_MONITOR_LEN = 0xC0000
Michal Simek76316a32007-03-11 13:42:58 +0100135 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136 * CONFIG_SYS_GBL_DATA_OFFSET = 0x1000_0000 + 0x0400_0000 - 0x1000 = 0x13FF_F000
Stephan Linz8f371b12012-07-01 16:44:37 +0200137 * CONFIG_SYS_MONITOR_BASE = 0x13FF_F000 - CONFIG_SYS_MONITOR_LEN = 0x13FB_F000
138 * CONFIG_SYS_MALLOC_BASE = 0x13FB_F000 - CONFIG_SYS_MALLOC_LEN = 0x13EF_F000
Michal Simek76316a32007-03-11 13:42:58 +0100139 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140 * 0x1000_0000 CONFIG_SYS_SDRAM_BASE
Stephan Linz8f371b12012-07-01 16:44:37 +0200141 * MEMTEST_AREA 64kB
Michal Simek76316a32007-03-11 13:42:58 +0100142 * FREE
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200143 * 0x1200_0000 CONFIG_SYS_TEXT_BASE
Michal Simek76316a32007-03-11 13:42:58 +0100144 * U-BOOT code
145 * 0x1202_0000
146 * FREE
147 *
148 * STACK
Stephan Linz8f371b12012-07-01 16:44:37 +0200149 * 0x13EF_F000 CONFIG_SYS_MALLOC_BASE
150 * MALLOC_AREA 768kB Alloc
151 * 0x13FB_F000 CONFIG_SYS_MONITOR_BASE
Michal Simek17980492007-03-26 01:39:07 +0200152 * MONITOR_CODE 256kB Env
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153 * 0x13FF_F000 CONFIG_SYS_GBL_DATA_OFFSET
Michal Simek853643d2007-09-24 00:41:30 +0200154 * GLOBAL_DATA 4kB bd, gd
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155 * 0x1400_0000 CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_SDRAM_SIZE
Michal Simek76316a32007-03-11 13:42:58 +0100156 */
157
158/* ddr sdram - main memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200159#define CONFIG_SYS_SDRAM_BASE XILINX_RAM_START
160#define CONFIG_SYS_SDRAM_SIZE XILINX_RAM_SIZE
161#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
162#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x1000)
Michal Simek76316a32007-03-11 13:42:58 +0100163
164/* global pointer */
Michal Simek32556442007-04-21 21:07:22 +0200165/* start of global data */
Michal Simek4aecfb12010-08-02 14:20:28 +0200166#define CONFIG_SYS_GBL_DATA_OFFSET \
Michal Simek10202862010-12-21 09:32:44 +0100167 (CONFIG_SYS_SDRAM_SIZE - GENERATED_GBL_DATA_SIZE)
Michal Simek76316a32007-03-11 13:42:58 +0100168
169/* monitor code */
Michal Simek4aecfb12010-08-02 14:20:28 +0200170#define SIZE 0x40000
Michal Simek10202862010-12-21 09:32:44 +0100171#define CONFIG_SYS_MONITOR_LEN SIZE
Michal Simek4aecfb12010-08-02 14:20:28 +0200172#define CONFIG_SYS_MONITOR_BASE \
Michal Simek10202862010-12-21 09:32:44 +0100173 (CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_GBL_DATA_OFFSET \
174 - CONFIG_SYS_MONITOR_LEN - GENERATED_BD_INFO_SIZE)
Michal Simek4aecfb12010-08-02 14:20:28 +0200175#define CONFIG_SYS_MONITOR_END \
176 (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
Stephan Linz7cfb13a2012-06-27 00:28:26 +0200177#define CONFIG_SYS_MALLOC_LEN (SIZE * 3)
Michal Simek4aecfb12010-08-02 14:20:28 +0200178#define CONFIG_SYS_MALLOC_BASE \
179 (CONFIG_SYS_MONITOR_BASE - CONFIG_SYS_MALLOC_LEN)
Michal Simek76316a32007-03-11 13:42:58 +0100180
181/* stack */
Graeme Smecher8fe7b292009-12-07 08:09:57 -0800182#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_MALLOC_BASE
Michal Simek76316a32007-03-11 13:42:58 +0100183
Stephan Linz8f371b12012-07-01 16:44:37 +0200184/*
185 * CFI flash memory layout - Example
186 * CONFIG_SYS_FLASH_BASE = 0x2200_0000;
187 * CONFIG_SYS_FLASH_SIZE = 0x0080_0000; 8MB
188 *
189 * SECT_SIZE = 0x20000; 128kB is one sector
190 * CONFIG_ENV_SIZE = SECT_SIZE; 128kB environment store
191 *
192 * 0x2200_0000 CONFIG_SYS_FLASH_BASE
193 * FREE 256kB
194 * 0x2204_0000 CONFIG_ENV_ADDR
195 * ENV_AREA 128kB
196 * 0x2206_0000
197 * FREE
198 * 0x2280_0000 CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE
199 *
200 */
201
Michal Simek76316a32007-03-11 13:42:58 +0100202#ifdef FLASH
Michal Simek4aecfb12010-08-02 14:20:28 +0200203# define CONFIG_SYS_FLASH_BASE XILINX_FLASH_START
204# define CONFIG_SYS_FLASH_SIZE XILINX_FLASH_SIZE
205# define CONFIG_SYS_FLASH_CFI 1
206# define CONFIG_FLASH_CFI_DRIVER 1
207/* ?empty sector */
208# define CONFIG_SYS_FLASH_EMPTY_INFO 1
209/* max number of memory banks */
210# define CONFIG_SYS_MAX_FLASH_BANKS 1
211/* max number of sectors on one chip */
212# define CONFIG_SYS_MAX_FLASH_SECT 512
213/* hardware flash protection */
214# define CONFIG_SYS_FLASH_PROTECTION
Michal Simek76316a32007-03-11 13:42:58 +0100215
Michal Simek4aecfb12010-08-02 14:20:28 +0200216# ifdef RAMENV
217# define CONFIG_ENV_IS_NOWHERE 1
218# define CONFIG_ENV_SIZE 0x1000
219# define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
Michal Simek76316a32007-03-11 13:42:58 +0100220
Stephan Linzbcec8f42012-07-29 00:25:36 +0200221# else /* FLASH && !RAMENV */
Michal Simek4aecfb12010-08-02 14:20:28 +0200222# define CONFIG_ENV_IS_IN_FLASH 1
223/* 128K(one sector) for env */
224# define CONFIG_ENV_SECT_SIZE 0x20000
225# define CONFIG_ENV_ADDR \
226 (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE))
227# define CONFIG_ENV_SIZE 0x20000
Stephan Linzbcec8f42012-07-29 00:25:36 +0200228# endif /* FLASH && !RAMBOOT */
Michal Simek76316a32007-03-11 13:42:58 +0100229#else /* !FLASH */
Stephan Linzbcec8f42012-07-29 00:25:36 +0200230
231#ifdef SPIFLASH
232# define CONFIG_SYS_NO_FLASH 1
233# define CONFIG_SYS_SPI_BASE XILINX_SPI_FLASH_BASEADDR
234# define CONFIG_XILINX_SPI 1
235# define CONFIG_SPI 1
236# define CONFIG_SPI_FLASH 1
237# define CONFIG_SPI_FLASH_STMICRO 1
238# define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
239# define CONFIG_SF_DEFAULT_SPEED XILINX_SPI_FLASH_MAX_FREQ
240# define CONFIG_SF_DEFAULT_CS XILINX_SPI_FLASH_CS
241
242# ifdef RAMENV
243# define CONFIG_ENV_IS_NOWHERE 1
244# define CONFIG_ENV_SIZE 0x1000
245# define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
246
247# else /* SPIFLASH && !RAMENV */
248# define CONFIG_ENV_IS_IN_SPI_FLASH 1
249# define CONFIG_ENV_SPI_MODE SPI_MODE_3
250# define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
251# define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
252/* 128K(two sectors) for env */
253# define CONFIG_ENV_SECT_SIZE 0x10000
254# define CONFIG_ENV_SIZE (2 * CONFIG_ENV_SECT_SIZE)
255/* Warning: adjust the offset in respect of other flash content and size */
256# define CONFIG_ENV_OFFSET (128 * CONFIG_ENV_SECT_SIZE) /* at 8MB */
257# endif /* SPIFLASH && !RAMBOOT */
258#else /* !SPIFLASH */
259
Michal Simek4aecfb12010-08-02 14:20:28 +0200260/* ENV in RAM */
261# define CONFIG_SYS_NO_FLASH 1
262# define CONFIG_ENV_IS_NOWHERE 1
263# define CONFIG_ENV_SIZE 0x1000
264# define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
Stephan Linzbcec8f42012-07-29 00:25:36 +0200265#endif /* !SPIFLASH */
Michal Simek76316a32007-03-11 13:42:58 +0100266#endif /* !FLASH */
267
Michal Simek853643d2007-09-24 00:41:30 +0200268/* system ace */
269#ifdef XILINX_SYSACE_BASEADDR
Michal Simek4aecfb12010-08-02 14:20:28 +0200270# define CONFIG_SYSTEMACE
271/* #define DEBUG_SYSTEMACE */
272# define SYSTEMACE_CONFIG_FPGA
273# define CONFIG_SYS_SYSTEMACE_BASE XILINX_SYSACE_BASEADDR
274# define CONFIG_SYS_SYSTEMACE_WIDTH XILINX_SYSACE_MEM_WIDTH
275# define CONFIG_DOS_PARTITION
Michal Simek853643d2007-09-24 00:41:30 +0200276#endif
277
Michal Simeke9b737d2009-01-05 13:29:32 +0100278#if defined(XILINX_USE_ICACHE)
Michal Simek4aecfb12010-08-02 14:20:28 +0200279# define CONFIG_ICACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100280#else
Michal Simek4aecfb12010-08-02 14:20:28 +0200281# undef CONFIG_ICACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100282#endif
283
284#if defined(XILINX_USE_DCACHE)
Michal Simek4aecfb12010-08-02 14:20:28 +0200285# define CONFIG_DCACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100286#else
Michal Simek4aecfb12010-08-02 14:20:28 +0200287# undef CONFIG_DCACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100288#endif
289
Michal Simek58118302012-09-25 10:13:35 +0200290#ifndef XILINX_DCACHE_BYTE_SIZE
291#define XILINX_DCACHE_BYTE_SIZE 32768
292#endif
293
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500294/*
Jon Loeliger079a1362007-07-10 10:12:10 -0500295 * BOOTP options
296 */
297#define CONFIG_BOOTP_BOOTFILESIZE
298#define CONFIG_BOOTP_BOOTPATH
299#define CONFIG_BOOTP_GATEWAY
300#define CONFIG_BOOTP_HOSTNAME
Michal Simek76316a32007-03-11 13:42:58 +0100301
Jon Loeliger079a1362007-07-10 10:12:10 -0500302/*
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500303 * Command line configuration.
304 */
305#include <config_cmd_default.h>
306
307#define CONFIG_CMD_ASKENV
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500308#define CONFIG_CMD_IRQ
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500309#define CONFIG_CMD_MFSL
Michal Simek330e5542008-12-19 13:25:55 +0100310#define CONFIG_CMD_ECHO
Michal Simek4d49b282008-05-04 15:42:41 +0200311
Michal Simeke9b737d2009-01-05 13:29:32 +0100312#if defined(CONFIG_DCACHE) || defined(CONFIG_ICACHE)
Michal Simek4aecfb12010-08-02 14:20:28 +0200313# define CONFIG_CMD_CACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100314#else
Michal Simek4aecfb12010-08-02 14:20:28 +0200315# undef CONFIG_CMD_CACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100316#endif
317
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200318#ifndef CONFIG_SYS_ENET
Michal Simek4aecfb12010-08-02 14:20:28 +0200319# undef CONFIG_CMD_NET
Michal Simek1252df02011-02-28 10:16:09 +0100320# undef CONFIG_CMD_NFS
Michal Simek4d49b282008-05-04 15:42:41 +0200321#else
Michal Simek4aecfb12010-08-02 14:20:28 +0200322# define CONFIG_CMD_PING
323# define CONFIG_CMD_DHCP
Stephan Linz4eb29cf2012-01-21 22:02:57 +0100324# define CONFIG_CMD_TFTPPUT
Michal Simek4d49b282008-05-04 15:42:41 +0200325#endif
Michal Simek853643d2007-09-24 00:41:30 +0200326
327#if defined(CONFIG_SYSTEMACE)
Michal Simek4aecfb12010-08-02 14:20:28 +0200328# define CONFIG_CMD_EXT2
329# define CONFIG_CMD_FAT
Michal Simek853643d2007-09-24 00:41:30 +0200330#endif
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500331
332#if defined(FLASH)
Michal Simek4aecfb12010-08-02 14:20:28 +0200333# define CONFIG_CMD_ECHO
334# define CONFIG_CMD_FLASH
335# define CONFIG_CMD_IMLS
336# define CONFIG_CMD_JFFS2
Stephan Linz7cfb13a2012-06-27 00:28:26 +0200337# define CONFIG_CMD_UBI
338# undef CONFIG_CMD_UBIFS
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500339
Michal Simek4aecfb12010-08-02 14:20:28 +0200340# if !defined(RAMENV)
341# define CONFIG_CMD_SAVEENV
342# define CONFIG_CMD_SAVES
343# endif
Stephan Linzbcec8f42012-07-29 00:25:36 +0200344
345#else
346#if defined(SPIFLASH)
347# define CONFIG_CMD_SF
348
349# if !defined(RAMENV)
350# define CONFIG_CMD_SAVEENV
351# define CONFIG_CMD_SAVES
352# endif
Michal Simek853643d2007-09-24 00:41:30 +0200353#else
Michal Simek4aecfb12010-08-02 14:20:28 +0200354# undef CONFIG_CMD_IMLS
355# undef CONFIG_CMD_FLASH
356# undef CONFIG_CMD_JFFS2
Stephan Linz2cce2d32012-06-29 23:23:33 +0200357# undef CONFIG_CMD_UBI
358# undef CONFIG_CMD_UBIFS
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500359#endif
Stephan Linzbcec8f42012-07-29 00:25:36 +0200360#endif
Michal Simek76316a32007-03-11 13:42:58 +0100361
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500362#if defined(CONFIG_CMD_JFFS2)
Stephan Linz7cfb13a2012-06-27 00:28:26 +0200363# define CONFIG_MTD_PARTITIONS
364#endif
365
366#if defined(CONFIG_CMD_UBIFS)
367# define CONFIG_CMD_UBI
368# define CONFIG_LZO
369#endif
370
371#if defined(CONFIG_CMD_UBI)
372# define CONFIG_MTD_PARTITIONS
373# define CONFIG_RBTREE
374#endif
375
376#if defined(CONFIG_MTD_PARTITIONS)
377/* MTD partitions */
Stefan Roese68d7d652009-03-19 13:30:36 +0100378#define CONFIG_CMD_MTDPARTS /* mtdparts command line support */
Stefan Roese942556a2009-05-12 14:32:58 +0200379#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
380#define CONFIG_FLASH_CFI_MTD
Stephan Linzc82a5412010-06-21 22:58:10 +0200381#define MTDIDS_DEFAULT "nor0=flash-0"
Michal Simek144876a2007-04-24 23:01:02 +0200382
383/* default mtd partition table */
Stephan Linzc82a5412010-06-21 22:58:10 +0200384#define MTDPARTS_DEFAULT "mtdparts=flash-0:256k(u-boot),"\
Michal Simek144876a2007-04-24 23:01:02 +0200385 "256k(env),3m(kernel),1m(romfs),"\
386 "1m(cramfs),-(jffs2)"
387#endif
388
Michal Simek76316a32007-03-11 13:42:58 +0100389/* Miscellaneous configurable options */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200390#define CONFIG_SYS_PROMPT "U-Boot-mONStR> "
Michal Simek4aecfb12010-08-02 14:20:28 +0200391/* size of console buffer */
392#define CONFIG_SYS_CBSIZE 512
393 /* print buffer size */
394#define CONFIG_SYS_PBSIZE \
395 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
396/* max number of command args */
397#define CONFIG_SYS_MAXARGS 15
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200398#define CONFIG_SYS_LONGHELP
Michal Simek4aecfb12010-08-02 14:20:28 +0200399/* default load address */
400#define CONFIG_SYS_LOAD_ADDR XILINX_RAM_START
Michal Simek76316a32007-03-11 13:42:58 +0100401
Michal Simek330e5542008-12-19 13:25:55 +0100402#define CONFIG_BOOTDELAY -1 /* -1 disables auto-boot */
Michal Simek76316a32007-03-11 13:42:58 +0100403#define CONFIG_BOOTARGS "root=romfs"
Michal Simek330e5542008-12-19 13:25:55 +0100404#define CONFIG_HOSTNAME XILINX_BOARD_NAME
Michal Simek853643d2007-09-24 00:41:30 +0200405#define CONFIG_BOOTCOMMAND "base 0;tftp 11000000 image.img;bootm"
Michal Simek76316a32007-03-11 13:42:58 +0100406#define CONFIG_IPADDR 192.168.0.3
Michal Simek853643d2007-09-24 00:41:30 +0200407#define CONFIG_SERVERIP 192.168.0.5
408#define CONFIG_GATEWAYIP 192.168.0.1
Michal Simek76316a32007-03-11 13:42:58 +0100409#define CONFIG_ETHADDR 00:E0:0C:00:00:FD
410
411/* architecture dependent code */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200412#define CONFIG_SYS_USR_EXCEP /* user exception */
413#define CONFIG_SYS_HZ 1000
Michal Simek76316a32007-03-11 13:42:58 +0100414
Michal Simek0900bee2009-08-14 13:41:17 +0200415#define CONFIG_PREBOOT "echo U-BOOT for ${hostname};setenv preboot;echo"
Michal Simek144876a2007-04-24 23:01:02 +0200416
Michal Simek4aecfb12010-08-02 14:20:28 +0200417#define CONFIG_EXTRA_ENV_SETTINGS "unlock=yes\0" \
Stephan Linzc82a5412010-06-21 22:58:10 +0200418 "nor0=flash-0\0"\
419 "mtdparts=mtdparts=flash-0:"\
Michal Simek144876a2007-04-24 23:01:02 +0200420 "256k(u-boot),256k(env),3m(kernel),"\
421 "1m(romfs),1m(cramfs),-(jffs2)\0"
422
Michal Simek188dc162008-03-28 11:53:02 +0100423#define CONFIG_CMDLINE_EDITING
Michal Simek188dc162008-03-28 11:53:02 +0100424
Michal Simek0900bee2009-08-14 13:41:17 +0200425/* Use the HUSH parser */
426#define CONFIG_SYS_HUSH_PARSER
Michal Simek0900bee2009-08-14 13:41:17 +0200427
Michal Simek37e892d2010-06-25 18:05:28 +0200428/* Enable flat device tree support */
429#define CONFIG_LMB 1
430#define CONFIG_FIT 1
431#define CONFIG_OF_LIBFDT 1
432
Stephan Linz8422a352012-02-25 00:48:32 +0000433#if defined(CONFIG_XILINX_LL_TEMAC) || defined(CONFIG_XILINX_AXIEMAC)
Stephan Linzf5e5e1f2012-02-24 18:33:41 +0100434# define CONFIG_MII 1
435# define CONFIG_CMD_MII 1
436# define CONFIG_PHY_GIGE 1
437# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN 1
438# define CONFIG_PHYLIB 1
439# define CONFIG_PHY_ATHEROS 1
440# define CONFIG_PHY_BROADCOM 1
441# define CONFIG_PHY_DAVICOM 1
442# define CONFIG_PHY_LXT 1
443# define CONFIG_PHY_MARVELL 1
444# define CONFIG_PHY_MICREL 1
445# define CONFIG_PHY_NATSEMI 1
446# define CONFIG_PHY_REALTEK 1
447# define CONFIG_PHY_VITESSE 1
448#else
449# undef CONFIG_MII
450# undef CONFIG_CMD_MII
451# undef CONFIG_PHYLIB
452#endif
453
Michal Simek76316a32007-03-11 13:42:58 +0100454#endif /* __CONFIG_H */