blob: f9041aa626d673ea107d7bed562cc2beb6e95545 [file] [log] [blame]
wdenke85390d2002-04-01 14:29:03 +00001/*
2 * COM1 NS16550 support
Stefan Roesea47a12b2010-04-15 16:07:28 +02003 * originally from linux source (arch/powerpc/boot/ns16550.c)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02004 * modified to use CONFIG_SYS_ISA_MEM and new defines
wdenke85390d2002-04-01 14:29:03 +00005 */
6
Simon Glassfa54eb12014-09-04 16:27:32 -06007#include <common.h>
Paul Burton50fce1d2016-09-08 07:47:29 +01008#include <clk.h>
Simon Glass12e431b2014-09-04 16:27:34 -06009#include <dm.h>
10#include <errno.h>
wdenke85390d2002-04-01 14:29:03 +000011#include <ns16550.h>
Ley Foon Tanb051eec2018-06-14 18:45:22 +080012#include <reset.h>
Simon Glass12e431b2014-09-04 16:27:34 -060013#include <serial.h>
Ladislav Michla1b322a2010-02-01 23:34:25 +010014#include <watchdog.h>
Graeme Russ167cdad2010-04-24 00:05:46 +100015#include <linux/types.h>
16#include <asm/io.h>
wdenke85390d2002-04-01 14:29:03 +000017
Simon Glass12e431b2014-09-04 16:27:34 -060018DECLARE_GLOBAL_DATA_PTR;
19
Detlev Zundel200779e2009-04-03 11:53:01 +020020#define UART_LCRVAL UART_LCR_8N1 /* 8 data, 1 stop, no parity */
21#define UART_MCRVAL (UART_MCR_DTR | \
22 UART_MCR_RTS) /* RTS/DTR */
Simon Glass12e431b2014-09-04 16:27:34 -060023
24#ifndef CONFIG_DM_SERIAL
Graeme Russ167cdad2010-04-24 00:05:46 +100025#ifdef CONFIG_SYS_NS16550_PORT_MAPPED
Simon Glassf8df9d02011-10-15 19:14:09 +000026#define serial_out(x, y) outb(x, (ulong)y)
27#define serial_in(y) inb((ulong)y)
Dave Aldridge79df1202011-09-01 22:47:14 +000028#elif defined(CONFIG_SYS_NS16550_MEM32) && (CONFIG_SYS_NS16550_REG_SIZE > 0)
Simon Glassf8df9d02011-10-15 19:14:09 +000029#define serial_out(x, y) out_be32(y, x)
30#define serial_in(y) in_be32(y)
Dave Aldridge79df1202011-09-01 22:47:14 +000031#elif defined(CONFIG_SYS_NS16550_MEM32) && (CONFIG_SYS_NS16550_REG_SIZE < 0)
Simon Glassf8df9d02011-10-15 19:14:09 +000032#define serial_out(x, y) out_le32(y, x)
33#define serial_in(y) in_le32(y)
Graeme Russ167cdad2010-04-24 00:05:46 +100034#else
Simon Glassf8df9d02011-10-15 19:14:09 +000035#define serial_out(x, y) writeb(x, y)
36#define serial_in(y) readb(y)
Graeme Russ167cdad2010-04-24 00:05:46 +100037#endif
Simon Glass12e431b2014-09-04 16:27:34 -060038#endif /* !CONFIG_DM_SERIAL */
wdenke85390d2002-04-01 14:29:03 +000039
Khoronzhuk, Ivan7c387642014-07-16 00:59:25 +030040#if defined(CONFIG_SOC_KEYSTONE)
Vitaly Andrianovef509b92014-04-04 13:16:53 -040041#define UART_REG_VAL_PWREMU_MGMT_UART_DISABLE 0
42#define UART_REG_VAL_PWREMU_MGMT_UART_ENABLE ((1 << 14) | (1 << 13) | (1 << 0))
Karicheri, Muralidharand57dee52014-04-09 15:38:46 -040043#undef UART_MCRVAL
44#ifdef CONFIG_SERIAL_HW_FLOW_CONTROL
45#define UART_MCRVAL (UART_MCR_RTS | UART_MCR_AFE)
46#else
47#define UART_MCRVAL (UART_MCR_RTS)
48#endif
Vitaly Andrianovef509b92014-04-04 13:16:53 -040049#endif
50
Prafulla Wadaskara160ea02010-10-27 21:58:31 +053051#ifndef CONFIG_SYS_NS16550_IER
52#define CONFIG_SYS_NS16550_IER 0x00
53#endif /* CONFIG_SYS_NS16550_IER */
54
Simon Glass363e6da2015-02-27 22:06:26 -070055static inline void serial_out_shift(void *addr, int shift, int value)
Simon Glass76571672015-01-26 18:27:08 -070056{
57#ifdef CONFIG_SYS_NS16550_PORT_MAPPED
58 outb(value, (ulong)addr);
Bernhard Messerklinger78b7d372018-02-15 09:02:26 +010059#elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_LITTLE_ENDIAN)
Simon Glass76571672015-01-26 18:27:08 -070060 out_le32(addr, value);
61#elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_BIG_ENDIAN)
62 out_be32(addr, value);
Simon Glass90914002015-05-12 14:55:02 -060063#elif defined(CONFIG_SYS_NS16550_MEM32)
64 writel(value, addr);
Simon Glass76571672015-01-26 18:27:08 -070065#elif defined(CONFIG_SYS_BIG_ENDIAN)
66 writeb(value, addr + (1 << shift) - 1);
67#else
68 writeb(value, addr);
69#endif
70}
71
Simon Glass363e6da2015-02-27 22:06:26 -070072static inline int serial_in_shift(void *addr, int shift)
Simon Glass76571672015-01-26 18:27:08 -070073{
74#ifdef CONFIG_SYS_NS16550_PORT_MAPPED
75 return inb((ulong)addr);
Bernhard Messerklinger78b7d372018-02-15 09:02:26 +010076#elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_LITTLE_ENDIAN)
Simon Glass76571672015-01-26 18:27:08 -070077 return in_le32(addr);
78#elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_BIG_ENDIAN)
79 return in_be32(addr);
Simon Glass90914002015-05-12 14:55:02 -060080#elif defined(CONFIG_SYS_NS16550_MEM32)
81 return readl(addr);
Simon Glass76571672015-01-26 18:27:08 -070082#elif defined(CONFIG_SYS_BIG_ENDIAN)
Axel Lin20379c12015-02-28 15:55:36 +080083 return readb(addr + (1 << shift) - 1);
Simon Glass76571672015-01-26 18:27:08 -070084#else
85 return readb(addr);
86#endif
87}
88
Marek Vasutfa4ce722016-05-25 02:13:03 +020089#ifdef CONFIG_DM_SERIAL
90
91#ifndef CONFIG_SYS_NS16550_CLK
92#define CONFIG_SYS_NS16550_CLK 0
93#endif
94
Simon Glass12e431b2014-09-04 16:27:34 -060095static void ns16550_writeb(NS16550_t port, int offset, int value)
96{
97 struct ns16550_platdata *plat = port->plat;
98 unsigned char *addr;
99
100 offset *= 1 << plat->reg_shift;
Paul Burtondf8ec552016-05-17 07:43:26 +0100101 addr = (unsigned char *)plat->base + offset;
102
Simon Glass12e431b2014-09-04 16:27:34 -0600103 /*
104 * As far as we know it doesn't make sense to support selection of
105 * these options at run-time, so use the existing CONFIG options.
106 */
Michal Simek59b35dd2016-02-16 16:17:49 +0100107 serial_out_shift(addr + plat->reg_offset, plat->reg_shift, value);
Simon Glass12e431b2014-09-04 16:27:34 -0600108}
109
110static int ns16550_readb(NS16550_t port, int offset)
111{
112 struct ns16550_platdata *plat = port->plat;
113 unsigned char *addr;
114
115 offset *= 1 << plat->reg_shift;
Paul Burtondf8ec552016-05-17 07:43:26 +0100116 addr = (unsigned char *)plat->base + offset;
Simon Glass76571672015-01-26 18:27:08 -0700117
Michal Simek59b35dd2016-02-16 16:17:49 +0100118 return serial_in_shift(addr + plat->reg_offset, plat->reg_shift);
Simon Glass12e431b2014-09-04 16:27:34 -0600119}
120
Marek Vasut65f83802016-12-01 02:06:29 +0100121static u32 ns16550_getfcr(NS16550_t port)
122{
123 struct ns16550_platdata *plat = port->plat;
124
125 return plat->fcr;
126}
127
Simon Glass12e431b2014-09-04 16:27:34 -0600128/* We can clean these up once everything is moved to driver model */
129#define serial_out(value, addr) \
Simon Glass363e6da2015-02-27 22:06:26 -0700130 ns16550_writeb(com_port, \
131 (unsigned char *)addr - (unsigned char *)com_port, value)
Simon Glass12e431b2014-09-04 16:27:34 -0600132#define serial_in(addr) \
Simon Glass363e6da2015-02-27 22:06:26 -0700133 ns16550_readb(com_port, \
134 (unsigned char *)addr - (unsigned char *)com_port)
Marek Vasut65f83802016-12-01 02:06:29 +0100135#else
136static u32 ns16550_getfcr(NS16550_t port)
137{
Heiko Schocher17fa0322017-01-18 08:05:49 +0100138 return UART_FCR_DEFVAL;
Marek Vasut65f83802016-12-01 02:06:29 +0100139}
Simon Glass12e431b2014-09-04 16:27:34 -0600140#endif
141
Marek Vasut03c6f172016-05-25 02:13:16 +0200142int ns16550_calc_divisor(NS16550_t port, int clock, int baudrate)
Simon Glassfa54eb12014-09-04 16:27:32 -0600143{
144 const unsigned int mode_x_div = 16;
145
Simon Glass21d00432015-01-26 18:27:09 -0700146 return DIV_ROUND_CLOSEST(clock, mode_x_div * baudrate);
147}
148
Simon Glass8bbe33c2014-09-04 16:27:33 -0600149static void NS16550_setbrg(NS16550_t com_port, int baud_divisor)
150{
151 serial_out(UART_LCR_BKSE | UART_LCRVAL, &com_port->lcr);
152 serial_out(baud_divisor & 0xff, &com_port->dll);
153 serial_out((baud_divisor >> 8) & 0xff, &com_port->dlm);
154 serial_out(UART_LCRVAL, &com_port->lcr);
155}
156
Simon Glassf8df9d02011-10-15 19:14:09 +0000157void NS16550_init(NS16550_t com_port, int baud_divisor)
wdenke85390d2002-04-01 14:29:03 +0000158{
Gregoire Gentil956a8ba2014-11-10 11:04:10 -0800159#if (defined(CONFIG_SPL_BUILD) && \
160 (defined(CONFIG_OMAP34XX) || defined(CONFIG_OMAP44XX)))
Manfred Huberfd2aeac2013-03-29 02:52:36 +0000161 /*
Gregoire Gentil956a8ba2014-11-10 11:04:10 -0800162 * On some OMAP3/OMAP4 devices when UART3 is configured for boot mode
163 * before SPL starts only THRE bit is set. We have to empty the
164 * transmitter before initialization starts.
Manfred Huberfd2aeac2013-03-29 02:52:36 +0000165 */
166 if ((serial_in(&com_port->lsr) & (UART_LSR_TEMT | UART_LSR_THRE))
167 == UART_LSR_THRE) {
Simon Glass12e431b2014-09-04 16:27:34 -0600168 if (baud_divisor != -1)
169 NS16550_setbrg(com_port, baud_divisor);
Manfred Huberfd2aeac2013-03-29 02:52:36 +0000170 serial_out(0, &com_port->mdr1);
171 }
172#endif
173
Scott Woodcb55b332012-09-18 18:19:05 -0500174 while (!(serial_in(&com_port->lsr) & UART_LSR_TEMT))
175 ;
176
Prafulla Wadaskara160ea02010-10-27 21:58:31 +0530177 serial_out(CONFIG_SYS_NS16550_IER, &com_port->ier);
Lokesh Vutla5d754192018-08-27 15:55:24 +0530178#if defined(CONFIG_ARCH_OMAP2PLUS) || defined(CONFIG_OMAP_SERIAL)
Graeme Russ167cdad2010-04-24 00:05:46 +1000179 serial_out(0x7, &com_port->mdr1); /* mode select reset TL16C750*/
wdenk945af8d2003-07-16 21:53:01 +0000180#endif
Ley Foon Tanb051eec2018-06-14 18:45:22 +0800181
Graeme Russ167cdad2010-04-24 00:05:46 +1000182 serial_out(UART_MCRVAL, &com_port->mcr);
Marek Vasut65f83802016-12-01 02:06:29 +0100183 serial_out(ns16550_getfcr(com_port), &com_port->fcr);
Simon Glass12e431b2014-09-04 16:27:34 -0600184 if (baud_divisor != -1)
185 NS16550_setbrg(com_port, baud_divisor);
Lokesh Vutla5d754192018-08-27 15:55:24 +0530186#if defined(CONFIG_ARCH_OMAP2PLUS) || defined(CONFIG_SOC_DA8XX) || \
187 defined(CONFIG_OMAP_SERIAL)
Simon Glassf8df9d02011-10-15 19:14:09 +0000188 /* /16 is proper to hit 115200 with 48MHz */
189 serial_out(0, &com_port->mdr1);
Tom Rini89024dd2017-05-12 22:33:16 -0400190#endif
Khoronzhuk, Ivan7c387642014-07-16 00:59:25 +0300191#if defined(CONFIG_SOC_KEYSTONE)
Vitaly Andrianovef509b92014-04-04 13:16:53 -0400192 serial_out(UART_REG_VAL_PWREMU_MGMT_UART_ENABLE, &com_port->regC);
193#endif
wdenke85390d2002-04-01 14:29:03 +0000194}
195
Ron Madridf5675aa2009-02-18 14:30:44 -0800196#ifndef CONFIG_NS16550_MIN_FUNCTIONS
Simon Glassf8df9d02011-10-15 19:14:09 +0000197void NS16550_reinit(NS16550_t com_port, int baud_divisor)
wdenke85390d2002-04-01 14:29:03 +0000198{
Prafulla Wadaskara160ea02010-10-27 21:58:31 +0530199 serial_out(CONFIG_SYS_NS16550_IER, &com_port->ier);
Simon Glass8bbe33c2014-09-04 16:27:33 -0600200 NS16550_setbrg(com_port, 0);
Graeme Russ167cdad2010-04-24 00:05:46 +1000201 serial_out(UART_MCRVAL, &com_port->mcr);
Marek Vasut65f83802016-12-01 02:06:29 +0100202 serial_out(ns16550_getfcr(com_port), &com_port->fcr);
Simon Glass8bbe33c2014-09-04 16:27:33 -0600203 NS16550_setbrg(com_port, baud_divisor);
wdenke85390d2002-04-01 14:29:03 +0000204}
Ron Madridf5675aa2009-02-18 14:30:44 -0800205#endif /* CONFIG_NS16550_MIN_FUNCTIONS */
wdenke85390d2002-04-01 14:29:03 +0000206
Simon Glassf8df9d02011-10-15 19:14:09 +0000207void NS16550_putc(NS16550_t com_port, char c)
wdenke85390d2002-04-01 14:29:03 +0000208{
Simon Glassf8df9d02011-10-15 19:14:09 +0000209 while ((serial_in(&com_port->lsr) & UART_LSR_THRE) == 0)
210 ;
Graeme Russ167cdad2010-04-24 00:05:46 +1000211 serial_out(c, &com_port->thr);
Stefan Roese1a2d9b32010-10-12 09:39:45 +0200212
213 /*
214 * Call watchdog_reset() upon newline. This is done here in putc
215 * since the environment code uses a single puts() to print the complete
216 * environment upon "printenv". So we can't put this watchdog call
217 * in puts().
218 */
219 if (c == '\n')
220 WATCHDOG_RESET();
wdenke85390d2002-04-01 14:29:03 +0000221}
222
Ron Madridf5675aa2009-02-18 14:30:44 -0800223#ifndef CONFIG_NS16550_MIN_FUNCTIONS
Simon Glassf8df9d02011-10-15 19:14:09 +0000224char NS16550_getc(NS16550_t com_port)
wdenke85390d2002-04-01 14:29:03 +0000225{
Graeme Russ167cdad2010-04-24 00:05:46 +1000226 while ((serial_in(&com_port->lsr) & UART_LSR_DR) == 0) {
Marek Vasutf2041382012-09-15 10:25:19 +0200227#if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_USB_TTY)
wdenk232c1502004-03-12 00:14:09 +0000228 extern void usbtty_poll(void);
229 usbtty_poll();
230#endif
Ladislav Michla1b322a2010-02-01 23:34:25 +0100231 WATCHDOG_RESET();
wdenk232c1502004-03-12 00:14:09 +0000232 }
Graeme Russ167cdad2010-04-24 00:05:46 +1000233 return serial_in(&com_port->rbr);
wdenke85390d2002-04-01 14:29:03 +0000234}
235
Simon Glassf8df9d02011-10-15 19:14:09 +0000236int NS16550_tstc(NS16550_t com_port)
wdenke85390d2002-04-01 14:29:03 +0000237{
Simon Glassf8df9d02011-10-15 19:14:09 +0000238 return (serial_in(&com_port->lsr) & UART_LSR_DR) != 0;
wdenke85390d2002-04-01 14:29:03 +0000239}
240
Ron Madridf5675aa2009-02-18 14:30:44 -0800241#endif /* CONFIG_NS16550_MIN_FUNCTIONS */
Simon Glass12e431b2014-09-04 16:27:34 -0600242
Simon Glass21d00432015-01-26 18:27:09 -0700243#ifdef CONFIG_DEBUG_UART_NS16550
244
245#include <debug_uart.h>
246
Simon Glass97b05972015-10-18 19:51:23 -0600247static inline void _debug_uart_init(void)
Simon Glass21d00432015-01-26 18:27:09 -0700248{
249 struct NS16550 *com_port = (struct NS16550 *)CONFIG_DEBUG_UART_BASE;
250 int baud_divisor;
251
252 /*
253 * We copy the code from above because it is already horribly messy.
254 * Trying to refactor to nicely remove the duplication doesn't seem
255 * feasible. The better fix is to move all users of this driver to
256 * driver model.
257 */
Marek Vasut03c6f172016-05-25 02:13:16 +0200258 baud_divisor = ns16550_calc_divisor(com_port, CONFIG_DEBUG_UART_CLOCK,
259 CONFIG_BAUDRATE);
Simon Glass6e780c72015-06-23 15:39:06 -0600260 serial_dout(&com_port->ier, CONFIG_SYS_NS16550_IER);
261 serial_dout(&com_port->mcr, UART_MCRVAL);
Heiko Schocher17fa0322017-01-18 08:05:49 +0100262 serial_dout(&com_port->fcr, UART_FCR_DEFVAL);
Simon Glass21d00432015-01-26 18:27:09 -0700263
Simon Glass6e780c72015-06-23 15:39:06 -0600264 serial_dout(&com_port->lcr, UART_LCR_BKSE | UART_LCRVAL);
265 serial_dout(&com_port->dll, baud_divisor & 0xff);
266 serial_dout(&com_port->dlm, (baud_divisor >> 8) & 0xff);
267 serial_dout(&com_port->lcr, UART_LCRVAL);
Simon Glass21d00432015-01-26 18:27:09 -0700268}
269
270static inline void _debug_uart_putc(int ch)
271{
272 struct NS16550 *com_port = (struct NS16550 *)CONFIG_DEBUG_UART_BASE;
273
Simon Glass6e780c72015-06-23 15:39:06 -0600274 while (!(serial_din(&com_port->lsr) & UART_LSR_THRE))
Simon Glass21d00432015-01-26 18:27:09 -0700275 ;
Simon Glass6e780c72015-06-23 15:39:06 -0600276 serial_dout(&com_port->thr, ch);
Simon Glass21d00432015-01-26 18:27:09 -0700277}
278
279DEBUG_UART_FUNCS
280
281#endif
282
Simon Glass12e431b2014-09-04 16:27:34 -0600283#ifdef CONFIG_DM_SERIAL
284static int ns16550_serial_putc(struct udevice *dev, const char ch)
285{
286 struct NS16550 *const com_port = dev_get_priv(dev);
287
288 if (!(serial_in(&com_port->lsr) & UART_LSR_THRE))
289 return -EAGAIN;
290 serial_out(ch, &com_port->thr);
291
292 /*
293 * Call watchdog_reset() upon newline. This is done here in putc
294 * since the environment code uses a single puts() to print the complete
295 * environment upon "printenv". So we can't put this watchdog call
296 * in puts().
297 */
298 if (ch == '\n')
299 WATCHDOG_RESET();
300
301 return 0;
302}
303
304static int ns16550_serial_pending(struct udevice *dev, bool input)
305{
306 struct NS16550 *const com_port = dev_get_priv(dev);
307
308 if (input)
Mario Six4dbf9be2018-01-15 11:09:49 +0100309 return (serial_in(&com_port->lsr) & UART_LSR_DR) ? 1 : 0;
Simon Glass12e431b2014-09-04 16:27:34 -0600310 else
Mario Six4dbf9be2018-01-15 11:09:49 +0100311 return (serial_in(&com_port->lsr) & UART_LSR_THRE) ? 0 : 1;
Simon Glass12e431b2014-09-04 16:27:34 -0600312}
313
314static int ns16550_serial_getc(struct udevice *dev)
315{
Stefan Roese7fded0c2017-08-16 17:37:15 +0200316 struct NS16550 *const com_port = dev_get_priv(dev);
317
318 if (!(serial_in(&com_port->lsr) & UART_LSR_DR))
Simon Glass12e431b2014-09-04 16:27:34 -0600319 return -EAGAIN;
320
Stefan Roese7fded0c2017-08-16 17:37:15 +0200321 return serial_in(&com_port->rbr);
Simon Glass12e431b2014-09-04 16:27:34 -0600322}
323
324static int ns16550_serial_setbrg(struct udevice *dev, int baudrate)
325{
326 struct NS16550 *const com_port = dev_get_priv(dev);
327 struct ns16550_platdata *plat = com_port->plat;
328 int clock_divisor;
329
330 clock_divisor = ns16550_calc_divisor(com_port, plat->clock, baudrate);
331
332 NS16550_setbrg(com_port, clock_divisor);
333
334 return 0;
335}
336
337int ns16550_serial_probe(struct udevice *dev)
338{
339 struct NS16550 *const com_port = dev_get_priv(dev);
Ley Foon Tanb051eec2018-06-14 18:45:22 +0800340 struct reset_ctl_bulk reset_bulk;
341 int ret;
342
343 ret = reset_get_bulk(dev, &reset_bulk);
344 if (!ret)
345 reset_deassert_bulk(&reset_bulk);
Simon Glass12e431b2014-09-04 16:27:34 -0600346
Simon Glass11c1a872014-10-22 21:37:05 -0600347 com_port->plat = dev_get_platdata(dev);
Simon Glass12e431b2014-09-04 16:27:34 -0600348 NS16550_init(com_port, -1);
349
350 return 0;
351}
352
Marek Vasut79fd9282016-12-01 02:06:30 +0100353#if CONFIG_IS_ENABLED(OF_CONTROL)
354enum {
355 PORT_NS16550 = 0,
Marek Vasut0b060ee2016-12-01 02:06:31 +0100356 PORT_JZ4780,
Marek Vasut79fd9282016-12-01 02:06:30 +0100357};
358#endif
359
Simon Glassb2927fb2016-07-04 11:58:23 -0600360#if CONFIG_IS_ENABLED(OF_CONTROL) && !CONFIG_IS_ENABLED(OF_PLATDATA)
Simon Glass12e431b2014-09-04 16:27:34 -0600361int ns16550_serial_ofdata_to_platdata(struct udevice *dev)
362{
Simon Glass12e431b2014-09-04 16:27:34 -0600363 struct ns16550_platdata *plat = dev->platdata;
Marek Vasut0b060ee2016-12-01 02:06:31 +0100364 const u32 port_type = dev_get_driver_data(dev);
Simon Glass12e431b2014-09-04 16:27:34 -0600365 fdt_addr_t addr;
Masahiro Yamada021abf62016-09-26 20:45:27 +0900366 struct clk clk;
367 int err;
Simon Glass12e431b2014-09-04 16:27:34 -0600368
Bin Meng3db886a2014-12-31 16:05:12 +0800369 /* try Processor Local Bus device first */
Simon Glassdb9f8f62017-06-12 06:21:56 -0600370 addr = dev_read_addr(dev);
Simon Glassfcc0a872015-11-29 13:17:54 -0700371#if defined(CONFIG_PCI) && defined(CONFIG_DM_PCI)
Bin Meng3db886a2014-12-31 16:05:12 +0800372 if (addr == FDT_ADDR_T_NONE) {
373 /* then try pci device */
374 struct fdt_pci_addr pci_addr;
375 u32 bar;
376 int ret;
377
378 /* we prefer to use a memory-mapped register */
Simon Glasse160f7d2017-01-17 16:52:55 -0700379 ret = fdtdec_get_pci_addr(gd->fdt_blob, dev_of_offset(dev),
Bin Meng3db886a2014-12-31 16:05:12 +0800380 FDT_PCI_SPACE_MEM32, "reg",
381 &pci_addr);
382 if (ret) {
383 /* try if there is any i/o-mapped register */
384 ret = fdtdec_get_pci_addr(gd->fdt_blob,
Simon Glasse160f7d2017-01-17 16:52:55 -0700385 dev_of_offset(dev),
Bin Meng3db886a2014-12-31 16:05:12 +0800386 FDT_PCI_SPACE_IO,
387 "reg", &pci_addr);
388 if (ret)
389 return ret;
390 }
391
Simon Glassfcc0a872015-11-29 13:17:54 -0700392 ret = fdtdec_get_pci_bar32(dev, &pci_addr, &bar);
Bin Meng3db886a2014-12-31 16:05:12 +0800393 if (ret)
394 return ret;
395
396 addr = bar;
397 }
398#endif
399
Simon Glass12e431b2014-09-04 16:27:34 -0600400 if (addr == FDT_ADDR_T_NONE)
401 return -EINVAL;
402
Paul Burtondf8ec552016-05-17 07:43:26 +0100403#ifdef CONFIG_SYS_NS16550_PORT_MAPPED
Simon Glass167efe02014-10-22 21:37:04 -0600404 plat->base = addr;
Paul Burtondf8ec552016-05-17 07:43:26 +0100405#else
406 plat->base = (unsigned long)map_physmem(addr, 0, MAP_NOCACHE);
407#endif
408
Philipp Tomsich3d404792017-06-07 18:46:02 +0200409 plat->reg_offset = dev_read_u32_default(dev, "reg-offset", 0);
410 plat->reg_shift = dev_read_u32_default(dev, "reg-shift", 0);
Paul Burton50fce1d2016-09-08 07:47:29 +0100411
412 err = clk_get_by_index(dev, 0, &clk);
413 if (!err) {
414 err = clk_get_rate(&clk);
415 if (!IS_ERR_VALUE(err))
416 plat->clock = err;
Alexandre Courbotab895d62016-09-30 17:37:00 +0900417 } else if (err != -ENOENT && err != -ENODEV && err != -ENOSYS) {
Paul Burton50fce1d2016-09-08 07:47:29 +0100418 debug("ns16550 failed to get clock\n");
419 return err;
420 }
421
422 if (!plat->clock)
Philipp Tomsich3d404792017-06-07 18:46:02 +0200423 plat->clock = dev_read_u32_default(dev, "clock-frequency",
424 CONFIG_SYS_NS16550_CLK);
Thomas Chou8e62d322015-11-19 21:48:05 +0800425 if (!plat->clock) {
426 debug("ns16550 clock not defined\n");
427 return -EINVAL;
428 }
Simon Glass12e431b2014-09-04 16:27:34 -0600429
Heiko Schocher17fa0322017-01-18 08:05:49 +0100430 plat->fcr = UART_FCR_DEFVAL;
Marek Vasut0b060ee2016-12-01 02:06:31 +0100431 if (port_type == PORT_JZ4780)
432 plat->fcr |= UART_FCR_UME;
Marek Vasut65f83802016-12-01 02:06:29 +0100433
Simon Glass12e431b2014-09-04 16:27:34 -0600434 return 0;
435}
Simon Glass11c1a872014-10-22 21:37:05 -0600436#endif
Simon Glass12e431b2014-09-04 16:27:34 -0600437
438const struct dm_serial_ops ns16550_serial_ops = {
439 .putc = ns16550_serial_putc,
440 .pending = ns16550_serial_pending,
441 .getc = ns16550_serial_getc,
442 .setbrg = ns16550_serial_setbrg,
443};
Thomas Chou8e62d322015-11-19 21:48:05 +0800444
Alexandru Gagniuc6f8c3512017-03-27 12:54:19 -0700445#if CONFIG_IS_ENABLED(OF_CONTROL) && !CONFIG_IS_ENABLED(OF_PLATDATA)
Thomas Choucc4228f2015-12-14 20:45:09 +0800446/*
447 * Please consider existing compatible strings before adding a new
448 * one to keep this table compact. Or you may add a generic "ns16550"
449 * compatible string to your dts.
450 */
Thomas Chou8e62d322015-11-19 21:48:05 +0800451static const struct udevice_id ns16550_serial_ids[] = {
Marek Vasut79fd9282016-12-01 02:06:30 +0100452 { .compatible = "ns16550", .data = PORT_NS16550 },
453 { .compatible = "ns16550a", .data = PORT_NS16550 },
Marek Vasut0b060ee2016-12-01 02:06:31 +0100454 { .compatible = "ingenic,jz4780-uart", .data = PORT_JZ4780 },
Marek Vasut79fd9282016-12-01 02:06:30 +0100455 { .compatible = "nvidia,tegra20-uart", .data = PORT_NS16550 },
456 { .compatible = "snps,dw-apb-uart", .data = PORT_NS16550 },
Thomas Chou8e62d322015-11-19 21:48:05 +0800457 {}
458};
Alexandru Gagniuc6f8c3512017-03-27 12:54:19 -0700459#endif /* OF_CONTROL && !OF_PLATDATA */
Thomas Chou8e62d322015-11-19 21:48:05 +0800460
Simon Glassb7e29832015-12-13 21:36:59 -0700461#if CONFIG_IS_ENABLED(SERIAL_PRESENT)
Alexandru Gagniuc6f8c3512017-03-27 12:54:19 -0700462
463/* TODO(sjg@chromium.org): Integrate this into a macro like CONFIG_IS_ENABLED */
464#if !defined(CONFIG_TPL_BUILD) || defined(CONFIG_TPL_DM_SERIAL)
Thomas Chou8e62d322015-11-19 21:48:05 +0800465U_BOOT_DRIVER(ns16550_serial) = {
466 .name = "ns16550_serial",
467 .id = UCLASS_SERIAL,
Alexandru Gagniuc6f8c3512017-03-27 12:54:19 -0700468#if CONFIG_IS_ENABLED(OF_CONTROL) && !CONFIG_IS_ENABLED(OF_PLATDATA)
Thomas Chou8e62d322015-11-19 21:48:05 +0800469 .of_match = ns16550_serial_ids,
470 .ofdata_to_platdata = ns16550_serial_ofdata_to_platdata,
471 .platdata_auto_alloc_size = sizeof(struct ns16550_platdata),
472#endif
473 .priv_auto_alloc_size = sizeof(struct NS16550),
474 .probe = ns16550_serial_probe,
475 .ops = &ns16550_serial_ops,
Simon Glassb7e5a642015-12-04 08:58:38 -0700476 .flags = DM_FLAG_PRE_RELOC,
Thomas Chou8e62d322015-11-19 21:48:05 +0800477};
Simon Glassb7e29832015-12-13 21:36:59 -0700478#endif
Alexandru Gagniuc6f8c3512017-03-27 12:54:19 -0700479#endif /* SERIAL_PRESENT */
480
Simon Glass12e431b2014-09-04 16:27:34 -0600481#endif /* CONFIG_DM_SERIAL */