blob: a005e6a2acca044266bde28d0ea1bc590e60e652 [file] [log] [blame]
Tom Warrenf01b6312012-12-11 13:34:18 +00001/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Tom Warrenf01b6312012-12-11 13:34:18 +00006 */
7
Tom Warrenbfcf46d2013-02-26 12:18:48 +00008#ifndef _TEGRA_COMMON_H_
9#define _TEGRA_COMMON_H_
Alexey Brodkin1ace4022014-02-26 17:47:58 +040010#include <linux/sizes.h>
Tom Warrenf01b6312012-12-11 13:34:18 +000011#include <linux/stringify.h>
12
13/*
14 * High Level Configuration Options
15 */
16#define CONFIG_ARMCORTEXA9 /* This is an ARM V7 CPU core */
Tom Warrenf01b6312012-12-11 13:34:18 +000017#define CONFIG_SYS_L2CACHE_OFF /* No L2 cache */
18
Tom Warrenf01b6312012-12-11 13:34:18 +000019#include <asm/arch/tegra.h> /* get chip and board defs */
20
Thierry Redingf41f0a12015-07-28 11:35:54 +020021/* Use the Tegra US timer on ARMv7, but the architected timer on ARMv8. */
22#ifndef CONFIG_ARM64
Rob Herring31df9892013-10-04 10:22:47 -050023#define CONFIG_SYS_TIMER_RATE 1000000
24#define CONFIG_SYS_TIMER_COUNTER NV_PA_TMRUS_BASE
Thierry Redingf41f0a12015-07-28 11:35:54 +020025#endif
Rob Herring31df9892013-10-04 10:22:47 -050026
Tom Warrenf01b6312012-12-11 13:34:18 +000027/*
28 * Display CPU and Board information
29 */
30#define CONFIG_DISPLAY_CPUINFO
31#define CONFIG_DISPLAY_BOARDINFO
32
33#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Tom Warrenf01b6312012-12-11 13:34:18 +000034
35/* Environment */
36#define CONFIG_ENV_VARS_UBOOT_CONFIG
37#define CONFIG_ENV_SIZE 0x2000 /* Total Size Environment */
38
39/*
Tom Warrenbfcf46d2013-02-26 12:18:48 +000040 * NS16550 Configuration
Tom Warrenf01b6312012-12-11 13:34:18 +000041 */
Simon Glass858530a2014-09-04 16:27:36 -060042#define CONFIG_TEGRA_SERIAL
Simon Glass858530a2014-09-04 16:27:36 -060043#define CONFIG_SYS_NS16550
Tom Warrenf01b6312012-12-11 13:34:18 +000044
45/*
Stephen Warrenf1756032014-04-18 10:56:11 -060046 * Common HW configuration.
47 * If this varies between SoCs later, move to tegraNN-common.h
48 * Note: This is number of devices, not max device ID.
49 */
50#define CONFIG_SYS_MMC_MAX_DEVICE 4
51
52/*
Tom Warrenf01b6312012-12-11 13:34:18 +000053 * select serial console configuration
54 */
55#define CONFIG_CONS_INDEX 1
56
57/* allow to overwrite serial and ethaddr */
58#define CONFIG_ENV_OVERWRITE
59#define CONFIG_BAUDRATE 115200
60
Tom Warrenf01b6312012-12-11 13:34:18 +000061/* turn on command-line edit/hist/auto */
Tom Warrenf01b6312012-12-11 13:34:18 +000062#define CONFIG_COMMAND_HISTORY
Tom Warrenf01b6312012-12-11 13:34:18 +000063
Stephen Warren11d9c032013-02-28 15:03:48 +000064/* turn on commonly used storage-related commands */
Stephen Warren11d9c032013-02-28 15:03:48 +000065#define CONFIG_PARTITION_UUIDS
Stephen Warren11d9c032013-02-28 15:03:48 +000066#define CONFIG_CMD_PART
67
Tom Warrenf01b6312012-12-11 13:34:18 +000068#define CONFIG_SYS_NO_FLASH
69
70#define CONFIG_CONSOLE_MUX
71#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Stephen Warren86bd20b2015-04-14 08:41:14 -060072#ifndef CONFIG_SPL_BUILD
73#define CONFIG_SYS_STDIO_DEREGISTER
74#endif
Tom Warrenf01b6312012-12-11 13:34:18 +000075
76/*
Tom Warrenf01b6312012-12-11 13:34:18 +000077 * Increasing the size of the IO buffer as default nfsargs size is more
78 * than 256 and so it is not possible to edit it
79 */
80#define CONFIG_SYS_CBSIZE (256 * 2) /* Console I/O Buffer Size */
81/* Print Buffer Size */
82#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
83 sizeof(CONFIG_SYS_PROMPT) + 16)
Simon Glass0859b492015-06-05 14:39:40 -060084#define CONFIG_SYS_MAXARGS 32 /* max number of command args */
Tom Warrenf01b6312012-12-11 13:34:18 +000085/* Boot Argument Buffer Size */
86#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
87
88#define CONFIG_SYS_MEMTEST_START (NV_PA_SDRC_CS0 + 0x600000)
89#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
90
Thierry Reding65272682015-07-27 11:45:26 -060091#ifndef CONFIG_ARM64
Simon Glass9dacbb22014-11-10 17:16:42 -070092#ifndef CONFIG_SPL_BUILD
Marcel Ziswiler4270d5a2014-08-26 11:49:46 +020093#define CONFIG_USE_ARCH_MEMCPY
Simon Glass9dacbb22014-11-10 17:16:42 -070094#endif
Thierry Reding65272682015-07-27 11:45:26 -060095#endif
Marcel Ziswiler4270d5a2014-08-26 11:49:46 +020096
Tom Warrenf01b6312012-12-11 13:34:18 +000097/*-----------------------------------------------------------------------
98 * Physical Memory Map
99 */
Stephen Warrenbbc1b992015-08-07 16:12:45 -0600100#define CONFIG_NR_DRAM_BANKS 2
Tom Warrenf01b6312012-12-11 13:34:18 +0000101#define PHYS_SDRAM_1 NV_PA_SDRC_CS0
102#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512M */
103
104#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
105#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
106
107#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* 256M */
108
109#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_STACKBASE
110#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_MALLOC_LEN
111#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
112 CONFIG_SYS_INIT_RAM_SIZE - \
113 GENERATED_GBL_DATA_SIZE)
114
115#define CONFIG_TEGRA_GPIO
116#define CONFIG_CMD_GPIO
117#define CONFIG_CMD_ENTERRCM
Tom Warrenf01b6312012-12-11 13:34:18 +0000118
119/* Defines for SPL */
Tom Warrenf01b6312012-12-11 13:34:18 +0000120#define CONFIG_SPL_FRAMEWORK
121#define CONFIG_SPL_RAM_DEVICE
122#define CONFIG_SPL_BOARD_INIT
123#define CONFIG_SPL_NAND_SIMPLE
Albert ARIBAUD6ebc3462013-04-12 05:14:30 +0000124#define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_TEXT_BASE - \
Tom Warrenf01b6312012-12-11 13:34:18 +0000125 CONFIG_SPL_TEXT_BASE)
126#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00010000
127
128#define CONFIG_SPL_LIBCOMMON_SUPPORT
129#define CONFIG_SPL_LIBGENERIC_SUPPORT
130#define CONFIG_SPL_SERIAL_SUPPORT
131#define CONFIG_SPL_GPIO_SUPPORT
132
Stephen Warren026baff2015-01-19 16:25:51 -0700133#define CONFIG_BOARD_EARLY_INIT_F
134#define CONFIG_BOARD_LATE_INIT
Tom Warren3efff992013-03-26 10:39:33 -0700135
Stephen Warrena885f852013-02-28 15:03:45 +0000136/* Misc utility code */
137#define CONFIG_BOUNCE_BUFFER
Tom Warren3efff992013-03-26 10:39:33 -0700138#define CONFIG_CRC32_VERIFY
Simon Glassdd7f65f2013-03-05 14:39:56 +0000139
Stephen Warren68cf64d2014-02-05 09:24:57 -0700140#ifndef CONFIG_SPL_BUILD
141#include <config_distro_defaults.h>
Stephen Warren68295a42015-09-04 22:03:50 -0600142#define CONFIG_CMD_EXT4_WRITE
143#define CONFIG_FAT_WRITE
Stephen Warren68cf64d2014-02-05 09:24:57 -0700144#endif
145
Tom Warrenf01b6312012-12-11 13:34:18 +0000146#endif /* _TEGRA_COMMON_H_ */