Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 1e2b3ef8653417f296ee23f32c28abfc086529dd / . / arch / sandbox / dts / test.dts
blob: 9e46f9e815a6628b16669fb427b7f178b1bd5808 [file] [log] [blame]
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]1/dts-v1/;
2
3/ {
4 model = "sandbox";
5 compatible = "sandbox";
6 #address-cells = <1>;
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]7 #size-cells = <1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]8
Simon Glass00606d72014-07-23 06:55:03 -0600[diff] [blame]9 aliases {
10 console = &uart0;
Simon Glass171e9912015-05-22 15:42:15 -0600[diff] [blame]11 eth0 = "/eth@10002000";
Bin Meng71d79712015-08-27 22:25:53 -0700[diff] [blame]12 eth3 = &eth_3;
Simon Glass171e9912015-05-22 15:42:15 -0600[diff] [blame]13 eth5 = &eth_5;
Simon Glass9cc36a22015-01-25 08:27:05 -0700[diff] [blame]14 i2c0 = "/i2c@0";
Przemyslaw Marczakf64000c2015-05-13 13:38:34 +0200[diff] [blame]15 pci0 = &pci;
Nishanth Menon52159402015-09-17 15:42:41 -0500[diff] [blame]16 remoteproc1 = &rproc_1;
17 remoteproc2 = &rproc_2;
Simon Glass52d3bc52015-05-22 15:42:17 -0600[diff] [blame]18 rtc0 = &rtc_0;
19 rtc1 = &rtc_1;
Simon Glass171e9912015-05-22 15:42:15 -0600[diff] [blame]20 spi0 = "/spi@0";
Przemyslaw Marczakf64000c2015-05-13 13:38:34 +0200[diff] [blame]21 testfdt6 = "/e-test";
Simon Glass9cc36a22015-01-25 08:27:05 -0700[diff] [blame]22 testbus3 = "/some-bus";
23 testfdt0 = "/some-bus/c-test@0";
24 testfdt1 = "/some-bus/c-test@1";
25 testfdt3 = "/b-test";
26 testfdt5 = "/some-bus/c-test@5";
27 testfdt8 = "/a-test";
Simon Glasse00cb222015-03-25 12:23:05 -0600[diff] [blame]28 usb0 = &usb_0;
29 usb1 = &usb_1;
30 usb2 = &usb_2;
Simon Glass00606d72014-07-23 06:55:03 -0600[diff] [blame]31 };
32
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]33 a-test {
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]34 reg = <0 1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]35 compatible = "denx,u-boot-fdt-test";
Simon Glasseb9ef5f2014-07-23 06:54:57 -0600[diff] [blame]36 ping-expect = <0>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]37 ping-add = <0>;
Simon Glass00606d72014-07-23 06:55:03 -0600[diff] [blame]38 u-boot,dm-pre-reloc;
Simon Glass3669e0e2015-01-05 20:05:29 -0700[diff] [blame]39 test-gpios = <&gpio_a 1>, <&gpio_a 4>, <&gpio_b 5 0 3 2 1>,
40 <0>, <&gpio_a 12>;
41 test2-gpios = <&gpio_a 1>, <&gpio_a 4>, <&gpio_b 6 1 3 2 1>,
42 <&gpio_b 7 2 3 2 1>, <&gpio_b 8 4 3 2 1>,
43 <&gpio_b 9 0xc 3 2 1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]44 };
45
46 junk {
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]47 reg = <1 1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]48 compatible = "not,compatible";
49 };
50
51 no-compatible {
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]52 reg = <2 1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]53 };
54
55 b-test {
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]56 reg = <3 1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]57 compatible = "denx,u-boot-fdt-test";
Simon Glasseb9ef5f2014-07-23 06:54:57 -0600[diff] [blame]58 ping-expect = <3>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]59 ping-add = <3>;
60 };
61
62 some-bus {
63 #address-cells = <1>;
64 #size-cells = <0>;
Simon Glass1ca7e202014-07-23 06:55:18 -0600[diff] [blame]65 compatible = "denx,u-boot-test-bus";
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]66 reg = <3 1>;
Simon Glasseb9ef5f2014-07-23 06:54:57 -0600[diff] [blame]67 ping-expect = <4>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]68 ping-add = <4>;
Simon Glass1ca7e202014-07-23 06:55:18 -0600[diff] [blame]69 c-test@5 {
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]70 compatible = "denx,u-boot-fdt-test";
71 reg = <5>;
Simon Glass1ca7e202014-07-23 06:55:18 -0600[diff] [blame]72 ping-expect = <5>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]73 ping-add = <5>;
74 };
Simon Glass1ca7e202014-07-23 06:55:18 -0600[diff] [blame]75 c-test@0 {
76 compatible = "denx,u-boot-fdt-test";
77 reg = <0>;
78 ping-expect = <6>;
79 ping-add = <6>;
80 };
81 c-test@1 {
82 compatible = "denx,u-boot-fdt-test";
83 reg = <1>;
84 ping-expect = <7>;
85 ping-add = <7>;
86 };
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]87 };
88
89 d-test {
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]90 reg = <3 1>;
Simon Glass5a66a8f2014-07-23 06:55:12 -0600[diff] [blame]91 ping-expect = <6>;
92 ping-add = <6>;
93 compatible = "google,another-fdt-test";
94 };
95
96 e-test {
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]97 reg = <3 1>;
Simon Glasseb9ef5f2014-07-23 06:54:57 -0600[diff] [blame]98 ping-expect = <6>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]99 ping-add = <6>;
100 compatible = "google,another-fdt-test";
101 };
102
Simon Glass9cc36a22015-01-25 08:27:05 -0700[diff] [blame]103 f-test {
104 compatible = "denx,u-boot-fdt-test";
105 };
106
107 g-test {
108 compatible = "denx,u-boot-fdt-test";
109 };
110
Stephen Warren135aa952016-06-17 09:44:00 -0600[diff] [blame]111 clk_fixed: clk-fixed {
112 compatible = "fixed-clock";
113 #clock-cells = <0>;
114 clock-frequency = <1234>;
115 };
116
117 clk_sandbox: clk-sbox {
Simon Glass6a1c7ce2015-07-06 12:54:24 -0600[diff] [blame]118 compatible = "sandbox,clk";
Stephen Warren135aa952016-06-17 09:44:00 -0600[diff] [blame]119 #clock-cells = <1>;
120 };
121
122 clk-test {
123 compatible = "sandbox,clk-test";
124 clocks = <&clk_fixed>,
125 <&clk_sandbox 1>,
126 <&clk_sandbox 0>;
127 clock-names = "fixed", "i2c", "spi";
Simon Glass6a1c7ce2015-07-06 12:54:24 -0600[diff] [blame]128 };
129
Simon Glass171e9912015-05-22 15:42:15 -0600[diff] [blame]130 eth@10002000 {
131 compatible = "sandbox,eth";
132 reg = <0x10002000 0x1000>;
133 fake-host-hwaddr = <0x00 0x00 0x66 0x44 0x22 0x00>;
134 };
135
136 eth_5: eth@10003000 {
137 compatible = "sandbox,eth";
138 reg = <0x10003000 0x1000>;
139 fake-host-hwaddr = <0x00 0x00 0x66 0x44 0x22 0x11>;
140 };
141
Bin Meng71d79712015-08-27 22:25:53 -0700[diff] [blame]142 eth_3: sbe5 {
143 compatible = "sandbox,eth";
144 reg = <0x10005000 0x1000>;
145 fake-host-hwaddr = <0x00 0x00 0x66 0x44 0x22 0x33>;
146 };
147
Simon Glass171e9912015-05-22 15:42:15 -0600[diff] [blame]148 eth@10004000 {
149 compatible = "sandbox,eth";
150 reg = <0x10004000 0x1000>;
151 fake-host-hwaddr = <0x00 0x00 0x66 0x44 0x22 0x22>;
152 };
153
Simon Glass0ae0cb72014-10-13 23:42:11 -0600[diff] [blame]154 gpio_a: base-gpios {
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]155 compatible = "sandbox,gpio";
Simon Glass3669e0e2015-01-05 20:05:29 -0700[diff] [blame]156 gpio-controller;
157 #gpio-cells = <1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]158 gpio-bank-name = "a";
159 num-gpios = <20>;
160 };
161
Simon Glass3669e0e2015-01-05 20:05:29 -0700[diff] [blame]162 gpio_b: extra-gpios {
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]163 compatible = "sandbox,gpio";
Simon Glass3669e0e2015-01-05 20:05:29 -0700[diff] [blame]164 gpio-controller;
165 #gpio-cells = <5>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]166 gpio-bank-name = "b";
167 num-gpios = <10>;
168 };
Simon Glass0ae0cb72014-10-13 23:42:11 -0600[diff] [blame]169
Simon Glassecc2ed52014-12-10 08:55:55 -0700[diff] [blame]170 i2c@0 {
171 #address-cells = <1>;
172 #size-cells = <0>;
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]173 reg = <0 1>;
Simon Glassecc2ed52014-12-10 08:55:55 -0700[diff] [blame]174 compatible = "sandbox,i2c";
175 clock-frequency = <100000>;
176 eeprom@2c {
177 reg = <0x2c>;
178 compatible = "i2c-eeprom";
179 emul {
180 compatible = "sandbox,i2c-eeprom";
181 sandbox,filename = "i2c.bin";
182 sandbox,size = <256>;
183 };
184 };
Przemyslaw Marczak9038cd52015-05-13 13:38:35 +0200[diff] [blame]185
Simon Glass52d3bc52015-05-22 15:42:17 -0600[diff] [blame]186 rtc_0: rtc@43 {
187 reg = <0x43>;
188 compatible = "sandbox-rtc";
189 emul {
190 compatible = "sandbox,i2c-rtc";
191 };
192 };
193
194 rtc_1: rtc@61 {
195 reg = <0x61>;
196 compatible = "sandbox-rtc";
197 emul {
198 compatible = "sandbox,i2c-rtc";
199 };
200 };
201
Przemyslaw Marczak9038cd52015-05-13 13:38:35 +0200[diff] [blame]202 sandbox_pmic: sandbox_pmic {
203 reg = <0x40>;
204 };
Simon Glassecc2ed52014-12-10 08:55:55 -0700[diff] [blame]205 };
206
Przemyslaw Marczak08d63002015-10-27 13:08:06 +0100[diff] [blame]207 adc@0 {
208 compatible = "sandbox,adc";
209 vdd-supply = <&buck2>;
210 vss-microvolts = <0>;
211 };
212
Simon Glass3c97c4f2016-01-18 19:52:26 -0700[diff] [blame]213 lcd {
214 u-boot,dm-pre-reloc;
215 compatible = "sandbox,lcd-sdl";
216 xres = <1366>;
217 yres = <768>;
218 };
219
Simon Glass3c43fba2015-07-06 12:54:34 -0600[diff] [blame]220 leds {
221 compatible = "gpio-leds";
222
223 iracibble {
224 gpios = <&gpio_a 1 0>;
225 label = "sandbox:red";
226 };
227
228 martinet {
229 gpios = <&gpio_a 2 0>;
230 label = "sandbox:green";
231 };
232 };
233
Stephen Warren8961b522016-05-16 17:41:37 -0600[diff] [blame]234 mbox: mbox {
235 compatible = "sandbox,mbox";
236 #mbox-cells = <1>;
237 };
238
239 mbox-test {
240 compatible = "sandbox,mbox-test";
241 mboxes = <&mbox 100>, <&mbox 1>;
242 mbox-names = "other", "test";
243 };
244
Simon Glass8e6cc462015-07-06 12:54:32 -0600[diff] [blame]245 mmc {
246 compatible = "sandbox,mmc";
247 };
248
Simon Glassd3b7ff12015-03-05 12:25:34 -0700[diff] [blame]249 pci: pci-controller {
250 compatible = "sandbox,pci";
251 device_type = "pci";
252 #address-cells = <3>;
253 #size-cells = <2>;
254 ranges = <0x02000000 0 0x10000000 0x10000000 0 0x2000
255 0x01000000 0 0x20000000 0x20000000 0 0x2000>;
256 pci@1f,0 {
257 compatible = "pci-generic";
258 reg = <0xf800 0 0 0 0>;
259 emul@1f,0 {
260 compatible = "sandbox,swap-case";
261 };
262 };
263 };
264
Simon Glass64ce0ca2015-07-06 12:54:31 -0600[diff] [blame]265 ram {
266 compatible = "sandbox,ram";
267 };
268
Simon Glass5010d982015-07-06 12:54:29 -0600[diff] [blame]269 reset@0 {
270 compatible = "sandbox,warm-reset";
271 };
272
273 reset@1 {
274 compatible = "sandbox,reset";
275 };
276
Stephen Warren4581b712016-06-17 09:43:59 -0600[diff] [blame]277 resetc: reset-ctl {
278 compatible = "sandbox,reset-ctl";
279 #reset-cells = <1>;
280 };
281
282 reset-ctl-test {
283 compatible = "sandbox,reset-ctl-test";
284 resets = <&resetc 100>, <&resetc 2>;
285 reset-names = "other", "test";
286 };
287
Nishanth Menon52159402015-09-17 15:42:41 -0500[diff] [blame]288 rproc_1: rproc@1 {
289 compatible = "sandbox,test-processor";
290 remoteproc-name = "remoteproc-test-dev1";
291 };
292
293 rproc_2: rproc@2 {
294 compatible = "sandbox,test-processor";
295 internal-memory-mapped;
296 remoteproc-name = "remoteproc-test-dev2";
297 };
298
Simon Glass0ae0cb72014-10-13 23:42:11 -0600[diff] [blame]299 spi@0 {
300 #address-cells = <1>;
301 #size-cells = <0>;
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]302 reg = <0 1>;
Simon Glass0ae0cb72014-10-13 23:42:11 -0600[diff] [blame]303 compatible = "sandbox,spi";
304 cs-gpios = <0>, <&gpio_a 0>;
305 spi.bin@0 {
306 reg = <0>;
307 compatible = "spansion,m25p16", "spi-flash";
308 spi-max-frequency = <40000000>;
309 sandbox,filename = "spi.bin";
310 };
311 };
312
Simon Glass04035fd2015-07-06 12:54:35 -0600[diff] [blame]313 syscon@0 {
314 compatible = "sandbox,syscon0";
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]315 reg = <0x10 4>;
Simon Glass04035fd2015-07-06 12:54:35 -0600[diff] [blame]316 };
317
318 syscon@1 {
319 compatible = "sandbox,syscon1";
Simon Glass0503e822015-07-06 12:54:36 -0600[diff] [blame]320 reg = <0x20 5
321 0x28 6
322 0x30 7
323 0x38 8>;
Simon Glass04035fd2015-07-06 12:54:35 -0600[diff] [blame]324 };
325
Thomas Choue7cc8d12015-12-11 16:27:34 +0800[diff] [blame]326 timer {
327 compatible = "sandbox,timer";
328 clock-frequency = <1000000>;
329 };
330
Simon Glass171e9912015-05-22 15:42:15 -0600[diff] [blame]331 uart0: serial {
332 compatible = "sandbox,serial";
333 u-boot,dm-pre-reloc;
Joe Hershbergerbfacad72015-03-22 17:09:15 -0500[diff] [blame]334 };
335
Simon Glasse00cb222015-03-25 12:23:05 -0600[diff] [blame]336 usb_0: usb@0 {
337 compatible = "sandbox,usb";
338 status = "disabled";
339 hub {
340 compatible = "sandbox,usb-hub";
341 #address-cells = <1>;
342 #size-cells = <0>;
343 flash-stick {
344 reg = <0>;
345 compatible = "sandbox,usb-flash";
346 };
347 };
348 };
349
350 usb_1: usb@1 {
351 compatible = "sandbox,usb";
352 hub {
353 compatible = "usb-hub";
354 usb,device-class = <9>;
355 hub-emul {
356 compatible = "sandbox,usb-hub";
357 #address-cells = <1>;
358 #size-cells = <0>;
Simon Glass431cbd62015-11-08 23:48:01 -0700[diff] [blame]359 flash-stick@0 {
Simon Glasse00cb222015-03-25 12:23:05 -0600[diff] [blame]360 reg = <0>;
361 compatible = "sandbox,usb-flash";
362 sandbox,filepath = "testflash.bin";
363 };
364
Simon Glass431cbd62015-11-08 23:48:01 -0700[diff] [blame]365 flash-stick@1 {
366 reg = <1>;
367 compatible = "sandbox,usb-flash";
368 sandbox,filepath = "testflash1.bin";
369 };
370
371 flash-stick@2 {
372 reg = <2>;
373 compatible = "sandbox,usb-flash";
374 sandbox,filepath = "testflash2.bin";
375 };
376
Simon Glassbff1a712015-11-08 23:48:08 -0700[diff] [blame]377 keyb@3 {
378 reg = <3>;
379 compatible = "sandbox,usb-keyb";
380 };
381
Simon Glasse00cb222015-03-25 12:23:05 -0600[diff] [blame]382 };
383 };
384 };
385
386 usb_2: usb@2 {
387 compatible = "sandbox,usb";
388 status = "disabled";
389 };
390
Mateusz Kulikowskid33776e2016-03-31 23:12:28 +0200[diff] [blame]391 spmi: spmi@0 {
392 compatible = "sandbox,spmi";
393 #address-cells = <0x1>;
394 #size-cells = <0x1>;
395 pm8916@0 {
396 compatible = "qcom,spmi-pmic";
397 reg = <0x0 0x1>;
398 #address-cells = <0x1>;
399 #size-cells = <0x1>;
400
401 spmi_gpios: gpios@c000 {
402 compatible = "qcom,pm8916-gpio";
403 reg = <0xc000 0x400>;
404 gpio-controller;
405 gpio-count = <4>;
406 #gpio-cells = <2>;
407 gpio-bank-name="spmi";
408 };
409 };
410 };
Simon Glass2e7d35d2014-02-26 15:59:21 -0700[diff] [blame]411};
Przemyslaw Marczak9038cd52015-05-13 13:38:35 +0200[diff] [blame]412
413#include "sandbox_pmic.dtsi"