Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 63659ff317c72ff6d74a3147ad758c5904b034bc / . / drivers / ddr / fsl / Kconfig
blob: 7b7e4f2c50e343f70264146757f8b9fe6bbdc15c [file] [log] [blame]
York Sund26e34c2016-12-28 08:43:40 -0800[diff] [blame]1config SYS_FSL_DDR
2 bool
3 help
4 Select Freescale General DDR driver, shared between most Freescale
5 PowerPC- based SoCs (such as mpc83xx, mpc85xx, mpc86xx) and ARM-
6 based Layerscape SoCs (such as ls2080a).
7
8config SYS_FSL_MMDC
9 bool
10 help
11 Select Freescale Multi Mode DDR controller (MMDC).
12
13config SYS_FSL_DDR_BE
14 bool
15 help
16 Access DDR registers in big-endian
17
18config SYS_FSL_DDR_LE
19 bool
20 help
21 Access DDR registers in little-endian
22
23menu "Freescale DDR controllers"
24 depends on SYS_FSL_DDR
25
26config SYS_FSL_DDR_VER
27 int
28 default 50 if SYS_FSL_DDR_VER_50
29 default 47 if SYS_FSL_DDR_VER_47
30 default 46 if SYS_FSL_DDR_VER_46
31 default 44 if SYS_FSL_DDR_VER_44
32
33config SYS_FSL_DDR_VER_50
34 bool
35
36config SYS_FSL_DDR_VER_47
37 bool
38
39config SYS_FSL_DDR_VER_46
40 bool
41
42config SYS_FSL_DDR_VER_44
43 bool
44
45config SYS_FSL_DDRC_GEN1
46 bool
47 help
48 Enable Freescale DDR controller.
49
50config SYS_FSL_DDRC_GEN2
51 bool
52 depends on !MPC86xx
53 help
54 Enable Freescale DDR2 controller.
55
56config SYS_FSL_DDRC_86XX_GEN2
57 bool
58 depends on MPC86xx
59 help
60 Enable Freescale DDR2 controller for MPC86xx SoCs.
61
62config SYS_FSL_DDRC_GEN3
63 bool
64 depends on PPC
65 help
66 Enable Freescale DDR3 controller for PowerPC SoCs.
67
68config SYS_FSL_DDRC_ARM_GEN3
69 bool
70 depends on ARM
71 help
72 Enable Freescale DDR3 controller for ARM SoCs.
73
74config SYS_FSL_DDRC_GEN4
75 bool
76 help
77 Enable Freescale DDR4 controller.
78
79config SYS_FSL_HAS_DDR4
80 bool
81
82config SYS_FSL_HAS_DDR3
83 bool
84
85config SYS_FSL_HAS_DDR2
86 bool
87
88config SYS_FSL_HAS_DDR1
89 bool
90
91choice
92 prompt "DDR technology"
93 default SYS_FSL_DDR4 if SYS_FSL_HAS_DDR4
94 default SYS_FSL_DDR3 if SYS_FSL_HAS_DDR3
95 default SYS_FSL_DDR2 if SYS_FSL_HAS_DDR2
96 default SYS_FSL_DDR1 if SYS_FSL_HAS_DDR1
97
98config SYS_FSL_DDR4
99 bool "Freescale DDR4 controller"
100 depends on SYS_FSL_HAS_DDR4
101 select SYS_FSL_DDRC_GEN4
102
103config SYS_FSL_DDR3
104 bool "Freescale DDR3 controller"
105 depends on SYS_FSL_HAS_DDR3
106 select SYS_FSL_DDRC_GEN3 if PPC
107 select SYS_FSL_DDRC_ARM_GEN3 if ARM
108
109config SYS_FSL_DDR2
110 bool "Freescale DDR2 controller"
111 depends on SYS_FSL_HAS_DDR2
112 select SYS_FSL_DDRC_GEN2 if (!MPC86xx && !SYS_FSL_DDRC_GEN3)
113 select SYS_FSL_DDRC_86XX_GEN2 if MPC86xx
114
115config SYS_FSL_DDR1
116 bool "Freescale DDR1 controller"
117 depends on SYS_FSL_HAS_DDR1
118 select SYS_FSL_DDRC_GEN1
119
120endchoice
121
122endmenu
York Sunba1b6fb2016-12-28 08:43:41 -0800[diff] [blame]123
124config SYS_FSL_ERRATUM_A008378
125 bool
126
127config SYS_FSL_ERRATUM_A008511
128 bool
129
130config SYS_FSL_ERRATUM_A009663
131 bool
132
133config SYS_FSL_ERRATUM_A009801
134 bool
135
136config SYS_FSL_ERRATUM_A009803
137 bool
138
139config SYS_FSL_ERRATUM_A009942
140 bool
141
142config SYS_FSL_ERRATUM_A010165
143 bool
York Sun63659ff2016-12-28 08:43:43 -0800[diff] [blame^]144
145config SYS_FSL_ERRATUM_NMG_DDR120
146 bool
147
148config SYS_FSL_ERRATUM_DDR_115
149 bool
150
151config SYS_FSL_ERRATUM_DDR111_DDR134
152 bool
153
154config SYS_FSL_ERRATUM_DDR_A003
155 bool
156
157config SYS_FSL_ERRATUM_DDR_A003474
158 bool