blob: 2e2a40b65dc13dd7578150b795e630f3be9a8f16 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0
Ley Foon Tan35b98002017-04-26 02:44:43 +08002/*
3 * Copyright (C) 2016-2017 Intel Corporation
Ley Foon Tan35b98002017-04-26 02:44:43 +08004 */
5
6#include <altera.h>
7#include <common.h>
8#include <errno.h>
9#include <fdtdec.h>
10#include <miiphy.h>
11#include <netdev.h>
12#include <ns16550.h>
13#include <watchdog.h>
14#include <asm/arch/misc.h>
15#include <asm/arch/pinmux.h>
16#include <asm/arch/reset_manager.h>
Ley Foon Tan2e1de5b2018-06-01 16:13:19 +080017#include <asm/arch/reset_manager_arria10.h>
Ley Foon Tan35b98002017-04-26 02:44:43 +080018#include <asm/arch/sdram_arria10.h>
19#include <asm/arch/system_manager.h>
20#include <asm/arch/nic301.h>
21#include <asm/io.h>
22#include <asm/pl310.h>
23
24#define PINMUX_UART0_TX_SHARED_IO_OFFSET_Q1_3 0x08
25#define PINMUX_UART0_TX_SHARED_IO_OFFSET_Q2_11 0x58
26#define PINMUX_UART0_TX_SHARED_IO_OFFSET_Q3_3 0x68
27#define PINMUX_UART1_TX_SHARED_IO_OFFSET_Q1_7 0x18
28#define PINMUX_UART1_TX_SHARED_IO_OFFSET_Q3_7 0x78
29#define PINMUX_UART1_TX_SHARED_IO_OFFSET_Q4_3 0x98
30
Marek Vasut0b8f6372018-08-18 19:11:52 +020031static struct socfpga_system_manager *sysmgr_regs =
32 (struct socfpga_system_manager *)SOCFPGA_SYSMGR_ADDRESS;
Ang, Chee Hong877ec6e2018-12-19 18:35:15 -080033
34/*
35 * FPGA programming support for SoC FPGA Arria 10
36 */
37static Altera_desc altera_fpga[] = {
38 {
39 /* Family */
40 Altera_SoCFPGA,
41 /* Interface type */
42 fast_passive_parallel,
43 /* No limitation as additional data will be ignored */
44 -1,
45 /* No device function table */
46 NULL,
47 /* Base interface address specified in driver */
48 NULL,
49 /* No cookie implementation */
50 0
51 },
52};
53
Ley Foon Tan35b98002017-04-26 02:44:43 +080054#if defined(CONFIG_SPL_BUILD)
55static struct pl310_regs *const pl310 =
56 (struct pl310_regs *)CONFIG_SYS_PL310_BASE;
57static const struct socfpga_noc_fw_ocram *noc_fw_ocram_base =
58 (void *)SOCFPGA_SDR_FIREWALL_OCRAM_ADDRESS;
Ley Foon Tan35b98002017-04-26 02:44:43 +080059
Ley Foon Tan35b98002017-04-26 02:44:43 +080060/*
61+ * This function initializes security policies to be consistent across
62+ * all logic units in the Arria 10.
63+ *
64+ * The idea is to set all security policies to be normal, nonsecure
65+ * for all units.
66+ */
Marek Vasut0b8f6372018-08-18 19:11:52 +020067void socfpga_init_security_policies(void)
Ley Foon Tan35b98002017-04-26 02:44:43 +080068{
69 /* Put OCRAM in non-secure */
70 writel(0x003f0000, &noc_fw_ocram_base->region0);
71 writel(0x1, &noc_fw_ocram_base->enable);
Marek Vasut42f4b832018-07-12 15:34:23 +020072
73 /* Put DDR in non-secure */
74 writel(0xffff0000, SOCFPGA_SDR_FIREWALL_L3_ADDRESS + 0xc);
75 writel(0x1, SOCFPGA_SDR_FIREWALL_L3_ADDRESS);
76
77 /* Enable priviledged and non-priviledged access to L4 peripherals */
78 writel(~0, SOCFPGA_NOC_L4_PRIV_FLT_OFST);
79
80 /* Enable secure and non-secure transactions to bridges */
81 writel(~0, SOCFPGA_NOC_FW_H2F_SCR_OFST);
82 writel(~0, SOCFPGA_NOC_FW_H2F_SCR_OFST + 4);
83
84 writel(0x0007FFFF, &sysmgr_regs->ecc_intmask_set);
Ley Foon Tan35b98002017-04-26 02:44:43 +080085}
86
Marek Vasut0b8f6372018-08-18 19:11:52 +020087void socfpga_sdram_remap_zero(void)
Ley Foon Tan35b98002017-04-26 02:44:43 +080088{
Ley Foon Tan35b98002017-04-26 02:44:43 +080089 /* Configure the L2 controller to make SDRAM start at 0 */
90 writel(0x1, &pl310->pl310_addr_filter_start);
Ley Foon Tan35b98002017-04-26 02:44:43 +080091}
92#endif
93
Marek Vasut0b8f6372018-08-18 19:11:52 +020094int arch_early_init_r(void)
95{
96 /* Add device descriptor to FPGA device table */
Ang, Chee Hong877ec6e2018-12-19 18:35:15 -080097 socfpga_fpga_add(&altera_fpga[0]);
Marek Vasut0b8f6372018-08-18 19:11:52 +020098
99 return 0;
100}
101
Ley Foon Tan35b98002017-04-26 02:44:43 +0800102/*
Ley Foon Tan35b98002017-04-26 02:44:43 +0800103 * Print CPU information
104 */
105#if defined(CONFIG_DISPLAY_CPUINFO)
106int print_cpuinfo(void)
107{
108 const u32 bsel =
109 SYSMGR_GET_BOOTINFO_BSEL(readl(&sysmgr_regs->bootinfo));
110
111 puts("CPU: Altera SoCFPGA Arria 10\n");
112
113 printf("BOOT: %s\n", bsel_str[bsel].name);
114 return 0;
115}
116#endif
117
Marek Vasut72c347c2019-04-16 22:28:08 +0200118void do_bridge_reset(int enable, unsigned int mask)
Ley Foon Tan2e1de5b2018-06-01 16:13:19 +0800119{
120 if (enable)
121 socfpga_reset_deassert_bridges_handoff();
122 else
123 socfpga_bridges_reset();
124}