Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 780f13a9e1a21098c6255aaa1c46ed80aa7a436c / . / include / configs / uc101.h
blob: f13669181c1e0578a5ea9c9f46e90e8b63d94b72 [file] [log] [blame]
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]1/*
Heiko Schocher7f625fc2009-09-23 07:56:04 +0200[diff] [blame]2 * (C) Copyright 2003-2009
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]3 * Heiko Schocher, DENX Software Engineering, hs@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __CONFIG_H
25#define __CONFIG_H
26
27/*
28 * High Level Configuration Options
29 * (easy to change)
30 */
31
Heiko Schocher7f625fc2009-09-23 07:56:04 +0200[diff] [blame]32#define CONFIG_UC101 1 /* UC101 board */
33#define CONFIG_HOSTNAME uc101
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]34
Wolfgang Denk2ae18242010-10-06 09:05:45 +0200[diff] [blame]35#ifndef CONFIG_SYS_TEXT_BASE
36#define CONFIG_SYS_TEXT_BASE 0xFFF00000
37#endif
Wolfgang Denk2ced53e2010-11-28 21:18:58 +0100[diff] [blame]38#define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc5xxx/u-boot-customlayout.lds"
Wolfgang Denk2ae18242010-10-06 09:05:45 +0200[diff] [blame]39
Heiko Schocher7f625fc2009-09-23 07:56:04 +0200[diff] [blame]40#include "manroland/common.h"
41#include "manroland/mpc5200-common.h"
Becky Bruce31d82672008-05-08 19:02:12 -0500[diff] [blame]42
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]43/*
44 * Serial console configuration
45 */
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]46#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]47
Jon Loeliger6c18eb92007-07-04 22:33:38 -0500[diff] [blame]48/*
Jon Loeliger079a1362007-07-10 10:12:10 -0500[diff] [blame]49 * BOOTP options
50 */
51#define CONFIG_BOOTP_BOOTFILESIZE
52#define CONFIG_BOOTP_BOOTPATH
53#define CONFIG_BOOTP_GATEWAY
54#define CONFIG_BOOTP_HOSTNAME
55
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]56/*
57 * Flash configuration
58 */
Heiko Schocher7f625fc2009-09-23 07:56:04 +0200[diff] [blame]59#define CONFIG_SYS_MAX_FLASH_SECT 140
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]60
61/*
62 * Environment settings
63 */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200[diff] [blame]64#define CONFIG_ENV_SECT_SIZE 0x10000
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]65
66/*
67 * Memory map
68 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame]69#define CONFIG_SYS_IB_MASTER 0xc0510000 /* CS 6 */
70#define CONFIG_SYS_IB_EPLD 0xc0500000 /* CS 7 */
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]71
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]72/* SRAM */
Heiko Schocherd1831c52010-09-13 12:12:33 +0200[diff] [blame]73#define CONFIG_SYS_SRAM_SIZE 0x200000
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]74
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]75/*
76 * GPIO configuration
77 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame]78#define CONFIG_SYS_GPS_PORT_CONFIG 0x4d558044
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]79
Heiko Schocher7f625fc2009-09-23 07:56:04 +0200[diff] [blame]80#define CONFIG_SYS_MEMTEST_START 0x00300000
81#define CONFIG_SYS_MEMTEST_END 0x00f00000
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]82
Heiko Schocher7f625fc2009-09-23 07:56:04 +0200[diff] [blame]83#define CONFIG_SYS_LOAD_ADDR 0x300000
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]84
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame]85#define CONFIG_SYS_BOOTCS_CFG 0x00045D00
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]86
87/* 8Mbit SRAM @0x80100000 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame]88#define CONFIG_SYS_CS1_SIZE 0x00200000
89#define CONFIG_SYS_CS1_CFG 0x21D00
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]90
91/* Display H1, Status Inputs, EPLD @0x80600000 8 Bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame]92#define CONFIG_SYS_CS3_START CONFIG_SYS_DISPLAY_BASE
93#define CONFIG_SYS_CS3_SIZE 0x00000100
94#define CONFIG_SYS_CS3_CFG 0x00081802
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]95
96/* Interbus Master 16 Bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame]97#define CONFIG_SYS_CS6_START CONFIG_SYS_IB_MASTER
98#define CONFIG_SYS_CS6_SIZE 0x00010000
99#define CONFIG_SYS_CS6_CFG 0x00FF3500
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]100
101/* Interbus EPLD 8 Bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame]102#define CONFIG_SYS_CS7_START CONFIG_SYS_IB_EPLD
103#define CONFIG_SYS_CS7_SIZE 0x00010000
104#define CONFIG_SYS_CS7_CFG 0x00081800
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]105
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]106/*-----------------------------------------------------------------------
107 * IDE/ATA stuff Supports IDE harddisk
108 *-----------------------------------------------------------------------
109 */
110
Heiko Schocher7f625fc2009-09-23 07:56:04 +0200[diff] [blame]111#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 2 drives per IDE bus*/
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]112
113/*---------------------------------------------------------------------*/
114/* Display addresses */
115/*---------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame]116#define CONFIG_SYS_DISP_CHR_RAM (CONFIG_SYS_DISPLAY_BASE + 0x38)
117#define CONFIG_SYS_DISP_CWORD (CONFIG_SYS_DISPLAY_BASE + 0x30)
Heiko Schocher6dedf3d2006-12-21 16:14:48 +0100[diff] [blame]118
119#endif /* __CONFIG_H */