Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 7dd8738f08144b01d91185f250af9ce2648cb25f / . / arch / arm / dts / tegra20-trimslice.dts
blob: 1637cbd58e32ec4e6f7a4eaf526b348d2fc64f45 [file] [log] [blame]
Stephen Warren39e37112012-05-16 13:54:07 +0000[diff] [blame]1/dts-v1/;
2
Tom Warren6c5be642013-02-21 12:31:27 +0000[diff] [blame]3#include "tegra20.dtsi"
Stephen Warren39e37112012-05-16 13:54:07 +0000[diff] [blame]4
5/ {
6 model = "Compulab TrimSlice board";
7 compatible = "compulab,trimslice", "nvidia,tegra20";
8
Simon Glassc3691392014-09-04 16:27:35 -0600[diff] [blame]9 chosen {
10 stdout-path = &uarta;
11 };
12
Stephen Warren39e37112012-05-16 13:54:07 +0000[diff] [blame]13 aliases {
14 usb0 = "/usb@c5008000";
Stephen Warren7155dc92012-11-01 12:14:37 +0000[diff] [blame]15 usb1 = "/usb@c5000000";
Tom Warren126685a2013-02-21 12:31:29 +0000[diff] [blame]16 sdhci0 = "/sdhci@c8000600";
17 sdhci1 = "/sdhci@c8000000";
Simon Glassd2f60f92014-10-13 23:42:12 -0600[diff] [blame]18 spi0 = "/spi@7000c380";
Stephen Warren39e37112012-05-16 13:54:07 +0000[diff] [blame]19 };
20
21 memory {
22 reg = <0x00000000 0x40000000>;
23 };
24
Stephen Warren39e37112012-05-16 13:54:07 +0000[diff] [blame]25 serial@70006000 {
26 clock-frequency = <216000000>;
27 };
28
29 i2c@7000c000 {
30 status = "disabled";
31 };
32
Allen Martinc98f03f2013-01-29 13:51:23 +0000[diff] [blame]33 spi@7000c380 {
34 status = "okay";
35 spi-max-frequency = <25000000>;
36 };
37
Stephen Warren39e37112012-05-16 13:54:07 +0000[diff] [blame]38 i2c@7000c400 {
39 status = "disabled";
40 };
41
42 i2c@7000c500 {
43 status = "disabled";
44 };
45
46 i2c@7000d000 {
47 status = "disabled";
48 };
49
Thierry Reding7dd87382014-12-09 22:25:14 -0700[diff] [blame^]50 pcie-controller@80003000 {
51 status = "okay";
52
53 avdd-pex-supply = <&pci_vdd_reg>;
54 vdd-pex-supply = <&pci_vdd_reg>;
55 avdd-pex-pll-supply = <&pci_vdd_reg>;
56 avdd-plle-supply = <&pci_vdd_reg>;
57 vddio-pex-clk-supply = <&pci_clk_reg>;
58
59 pci@1,0 {
60 status = "okay";
61 };
62 };
63
Stephen Warren1e7e7162012-05-30 06:45:50 +0000[diff] [blame]64 usb@c5000000 {
Stephen Warren7155dc92012-11-01 12:14:37 +0000[diff] [blame]65 nvidia,vbus-gpio = <&gpio 170 0>; /* PV2 */
Stephen Warren39e37112012-05-16 13:54:07 +0000[diff] [blame]66 };
67
68 usb@c5004000 {
69 status = "disabled";
70 };
Tom Warren126685a2013-02-21 12:31:29 +0000[diff] [blame]71
72 sdhci@c8000000 {
73 status = "okay";
74 bus-width = <4>;
75 };
76
77 sdhci@c8000600 {
78 status = "okay";
79 cd-gpios = <&gpio 121 1>; /* gpio PP1 */
80 wp-gpios = <&gpio 122 0>; /* gpio PP2 */
81 bus-width = <4>;
82 };
Thierry Reding7dd87382014-12-09 22:25:14 -0700[diff] [blame^]83
84 regulators {
85 compatible = "simple-bus";
86 #address-cells = <1>;
87 #size-cells = <0>;
88
89 hdmi_vdd_reg: regulator@0 {
90 compatible = "regulator-fixed";
91 reg = <0>;
92 regulator-name = "avdd_hdmi";
93 regulator-min-microvolt = <3300000>;
94 regulator-max-microvolt = <3300000>;
95 regulator-always-on;
96 };
97
98 hdmi_pll_reg: regulator@1 {
99 compatible = "regulator-fixed";
100 reg = <1>;
101 regulator-name = "avdd_hdmi_pll";
102 regulator-min-microvolt = <1800000>;
103 regulator-max-microvolt = <1800000>;
104 regulator-always-on;
105 };
106
107 vbus_reg: regulator@2 {
108 compatible = "regulator-fixed";
109 reg = <2>;
110 regulator-name = "usb1_vbus";
111 regulator-min-microvolt = <5000000>;
112 regulator-max-microvolt = <5000000>;
113 enable-active-high;
114 gpio = <&gpio TEGRA_GPIO(V, 2) 0>;
115 regulator-always-on;
116 regulator-boot-on;
117 };
118
119 pci_clk_reg: regulator@3 {
120 compatible = "regulator-fixed";
121 reg = <3>;
122 regulator-name = "pci_clk";
123 regulator-min-microvolt = <3300000>;
124 regulator-max-microvolt = <3300000>;
125 regulator-always-on;
126 };
127
128 pci_vdd_reg: regulator@4 {
129 compatible = "regulator-fixed";
130 reg = <4>;
131 regulator-name = "pci_vdd";
132 regulator-min-microvolt = <1050000>;
133 regulator-max-microvolt = <1050000>;
134 regulator-always-on;
135 };
136 };
137
Stephen Warren39e37112012-05-16 13:54:07 +0000[diff] [blame]138};