blob: f6ce4303a44597b83d4b76af759f4bd800cdab60 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Thomas Chou8cbb0dd2010-04-21 08:40:59 +08002/*
3 * (C) Copyright 2005, Psyent Corporation <www.psyent.com>
4 * Scott McNutt <smcnutt@psyent.com>
5 * (C) Copyright 2010, Thomas Chou <thomas@wytron.com.tw>
Thomas Chou8cbb0dd2010-04-21 08:40:59 +08006 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11/*
12 * BOARD/CPU
13 */
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080014
15/*
16 * SERIAL
17 */
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080018
19/*
Thomas Chou6168dc62015-10-23 14:55:36 +080020 * CFI Flash
21 */
Thomas Chou6168dc62015-10-23 14:55:36 +080022#define CONFIG_SYS_CFI_FLASH_STATUS_POLL /* fix amd flash issue */
Thomas Chouaf54c182015-10-28 15:10:39 +080023#define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
Thomas Chou6168dc62015-10-23 14:55:36 +080024#define CONFIG_SYS_MAX_FLASH_SECT 512
25
26/*
Thomas Chouc3c44952015-11-05 16:37:33 +080027 * NET options
Thomas Chou96fa1e42015-10-22 15:29:11 +080028 */
Thomas Chouc3c44952015-11-05 16:37:33 +080029#define CONFIG_SYS_RX_ETH_BUFFER 0
Thomas Choue07eee32015-10-29 16:43:46 +080030#define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
Thomas Chou96fa1e42015-10-22 15:29:11 +080031
32/*
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080033 * BOOTP options
34 */
35#define CONFIG_BOOTP_BOOTFILESIZE
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080036
37/*
Thomas Chouca1d80c2015-08-26 21:24:35 +080038 * FDT options
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080039 */
Thomas Chou857b9cb2014-08-30 17:45:23 +080040#define CONFIG_LMB
41
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080042/*
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080043 * MEMORY ORGANIZATION
Thomas Chou7dfb0602012-04-23 10:55:02 +080044 * -Monitor at top of sdram.
45 * -The heap is placed below the monitor
46 * -The stack is placed below the heap (&grows down).
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080047 */
Thomas Chou6168dc62015-10-23 14:55:36 +080048#define CONFIG_SYS_SDRAM_BASE 0xD0000000
49#define CONFIG_SYS_SDRAM_SIZE 0x08000000
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080050#define CONFIG_MONITOR_IS_IN_RAM
Marek Vasut7ef051e2015-12-15 03:09:23 +010051#define CONFIG_SYS_MONITOR_LEN 0x80000 /* Reserve 512k */
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080052#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_SDRAM_BASE + \
53 CONFIG_SYS_SDRAM_SIZE - \
54 CONFIG_SYS_MONITOR_LEN)
Thomas Chou2925e2b2015-11-04 13:28:29 +080055#define CONFIG_SYS_MALLOC_LEN 0x20000
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080056
57/*
Marek Vasut2aee06a2015-12-15 03:09:22 +010058 * ENVIRONMENT -- Put environment in sector CONFIG_SYS_MONITOR_LEN above
59 * CONFIG_SYS_RESET_ADDR, since we assume the monitor is stored at the
60 * reset address, no? This will keep the environment in user region
61 * of flash. NOTE: the monitor length must be multiple of sector size
62 * (which is common practice).
63 */
Marek Vasut2aee06a2015-12-15 03:09:22 +010064
65#define CONFIG_ENV_SIZE 0x20000 /* 128k, 1 sector */
66#define CONFIG_ENV_OVERWRITE /* Serial change Ok */
67#define CONFIG_ENV_ADDR (0xe2800000 + CONFIG_SYS_MONITOR_LEN)
68
69/*
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080070 * MISC
71 */
Marek Vasutbc3abe12015-12-15 03:09:24 +010072#define CONFIG_SYS_LOAD_ADDR 0xd4000000 /* Half of RAM */
73#define CONFIG_LOADADDR CONFIG_SYS_LOAD_ADDR
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080074#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
Thomas Chou540bb542015-11-04 13:25:20 +080075#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MONITOR_BASE - \
76 CONFIG_ENV_SIZE - \
77 CONFIG_SYS_MALLOC_LEN - \
78 0x10000)
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080079
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080080#endif /* __CONFIG_H */