blob: 1cdd18c0ba647a667efdd4b274358de8a9dd5cb4 [file] [log] [blame]
wdenk8b0bfc62005-04-03 23:11:38 +00001/*
2 * Copyright (C) 2004 Arabella Software Ltd.
3 * Yuli Barcohen <yuli@arabellasw.com>
4 *
5 * U-Boot configuration for Analogue&Micro Rattler boards.
6 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02007 * SPDX-License-Identifier: GPL-2.0+
wdenk8b0bfc62005-04-03 23:11:38 +00008 */
9
10#ifndef __CONFIG_H
11#define __CONFIG_H
12
13#ifdef CONFIG_MPC8248
14#define CPU_ID_STR "MPC8248"
15#else
16#define CONFIG_MPC8260
17#define CPU_ID_STR "MPC8250"
18#endif /* CONFIG_MPC8248 */
19
Wolfgang Denk2ae18242010-10-06 09:05:45 +020020#define CONFIG_SYS_TEXT_BASE 0xFE000000
21
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -050022#define CONFIG_CPM2 1 /* Has a CPM2 */
23
wdenk8b0bfc62005-04-03 23:11:38 +000024#define CONFIG_RATTLER /* Analogue&Micro Rattler board */
25
wdenk8b0bfc62005-04-03 23:11:38 +000026/* Allow serial number (serial#) and MAC address (ethaddr) to be overwritten */
27#define CONFIG_ENV_OVERWRITE
28
29/*
30 * Select serial console configuration
31 *
32 * If either CONFIG_CONS_ON_SMC or CONFIG_CONS_ON_SCC is selected, then
33 * CONFIG_CONS_INDEX must be set to the channel number (1-2 for SMC, 1-4
34 * for SCC).
35 */
36#define CONFIG_CONS_ON_SMC /* Console is on SMC */
37#undef CONFIG_CONS_ON_SCC /* It's not on SCC */
38#undef CONFIG_CONS_NONE /* It's not on external UART */
39#define CONFIG_CONS_INDEX 1 /* SMC1 is used for console */
40
41/*
42 * Select ethernet configuration
43 *
44 * If either CONFIG_ETHER_ON_SCC or CONFIG_ETHER_ON_FCC is selected,
45 * then CONFIG_ETHER_INDEX must be set to the channel number (1-4 for
46 * SCC, 1-3 for FCC)
47 *
48 * If CONFIG_ETHER_NONE is defined, then either the ethernet routines
Jon Loeliger639221c2007-07-09 17:15:49 -050049 * must be defined elsewhere (as for the console), or CONFIG_CMD_NET
50 * must be unset.
wdenk8b0bfc62005-04-03 23:11:38 +000051 */
52#undef CONFIG_ETHER_ON_SCC /* Ethernet is not on SCC */
53#define CONFIG_ETHER_ON_FCC /* Ethernet is on FCC */
54#undef CONFIG_ETHER_NONE /* No external Ethernet */
55
56#ifdef CONFIG_ETHER_ON_FCC
57
58#define CONFIG_ETHER_INDEX 1 /* FCC1 is used for Ethernet */
59
60#if (CONFIG_ETHER_INDEX == 1)
61
62/* - Rx clock is CLK11
63 * - Tx clock is CLK10
64 * - BDs/buffers on 60x bus
65 * - Full duplex
66 */
Mike Frysingerd4590da2011-10-17 05:38:58 +000067#define CONFIG_SYS_CMXFCR_MASK1 (CMXFCR_FC1 | CMXFCR_RF1CS_MSK | CMXFCR_TF1CS_MSK)
68#define CONFIG_SYS_CMXFCR_VALUE1 (CMXFCR_RF1CS_CLK11 | CMXFCR_TF1CS_CLK10)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020069#define CONFIG_SYS_CPMFCR_RAMTYPE 0
70#define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB)
wdenk8b0bfc62005-04-03 23:11:38 +000071
72#elif (CONFIG_ETHER_INDEX == 2)
73
74/* - Rx clock is CLK15
75 * - Tx clock is CLK14
76 * - BDs/buffers on 60x bus
77 * - Full duplex
78 */
Mike Frysingerd4590da2011-10-17 05:38:58 +000079#define CONFIG_SYS_CMXFCR_MASK2 (CMXFCR_FC2 | CMXFCR_RF2CS_MSK | CMXFCR_TF2CS_MSK)
80#define CONFIG_SYS_CMXFCR_VALUE2 (CMXFCR_RF2CS_CLK15 | CMXFCR_TF2CS_CLK14)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020081#define CONFIG_SYS_CPMFCR_RAMTYPE 0
82#define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB)
wdenk8b0bfc62005-04-03 23:11:38 +000083
84#endif /* CONFIG_ETHER_INDEX */
85
86#define CONFIG_MII /* MII PHY management */
87#define CONFIG_BITBANGMII /* Bit-banged MDIO interface */
88/*
89 * GPIO pins used for bit-banged MII communications
90 */
91#define MDIO_PORT 2 /* Port C */
Luigi 'Comio' Mantellinibe225442009-10-10 12:42:22 +020092#define MDIO_DECLARE volatile ioport_t *iop = ioport_addr ( \
93 (immap_t *) CONFIG_SYS_IMMR, MDIO_PORT )
94#define MDC_DECLARE MDIO_DECLARE
95
wdenk8b0bfc62005-04-03 23:11:38 +000096#define MDIO_ACTIVE (iop->pdir |= 0x00400000)
97#define MDIO_TRISTATE (iop->pdir &= ~0x00400000)
98#define MDIO_READ ((iop->pdat & 0x00400000) != 0)
99
100#define MDIO(bit) if(bit) iop->pdat |= 0x00400000; \
101 else iop->pdat &= ~0x00400000
102
103#define MDC(bit) if(bit) iop->pdat |= 0x00800000; \
104 else iop->pdat &= ~0x00800000
105
106#define MIIDELAY udelay(1)
107
108#endif /* CONFIG_ETHER_ON_FCC */
109
110#ifndef CONFIG_8260_CLKIN
111#define CONFIG_8260_CLKIN 100000000 /* in Hz */
112#endif
113
114#define CONFIG_BAUDRATE 38400
115
wdenk8b0bfc62005-04-03 23:11:38 +0000116
Jon Loeligere9a0f8f2007-07-08 15:12:40 -0500117/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500118 * BOOTP options
119 */
120#define CONFIG_BOOTP_BOOTFILESIZE
121#define CONFIG_BOOTP_BOOTPATH
122#define CONFIG_BOOTP_GATEWAY
123#define CONFIG_BOOTP_HOSTNAME
124
125
126/*
Jon Loeligere9a0f8f2007-07-08 15:12:40 -0500127 * Command line configuration.
128 */
129#include <config_cmd_default.h>
130
131#define CONFIG_CMD_DHCP
132#define CONFIG_CMD_IMMAP
133#define CONFIG_CMD_JFFS2
134#define CONFIG_CMD_MII
135#define CONFIG_CMD_PING
136
wdenk8b0bfc62005-04-03 23:11:38 +0000137
138#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
139#define CONFIG_BOOTCOMMAND "bootm FE040000" /* autoboot command */
140#define CONFIG_BOOTARGS "root=/dev/mtdblock2 rw mtdparts=phys:1M(ROM)ro,-(root)"
141
Jon Loeligere9a0f8f2007-07-08 15:12:40 -0500142#if defined(CONFIG_CMD_KGDB)
wdenk8b0bfc62005-04-03 23:11:38 +0000143#undef CONFIG_KGDB_ON_SMC /* define if kgdb on SMC */
144#define CONFIG_KGDB_ON_SCC /* define if kgdb on SCC */
145#undef CONFIG_KGDB_NONE /* define if kgdb on something else */
146#define CONFIG_KGDB_INDEX 2 /* which serial channel for kgdb */
147#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port at */
148#endif
149
150#define CONFIG_BZIP2 /* include support for bzip2 compressed images */
151#undef CONFIG_WATCHDOG /* disable platform specific watchdog */
152
153/*
154 * Miscellaneous configurable options
155 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200156#define CONFIG_SYS_HUSH_PARSER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#define CONFIG_SYS_LONGHELP /* undef to save memory */
Jon Loeligere9a0f8f2007-07-08 15:12:40 -0500158#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200159#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk8b0bfc62005-04-03 23:11:38 +0000160#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200161#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk8b0bfc62005-04-03 23:11:38 +0000162#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
164#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
165#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk8b0bfc62005-04-03 23:11:38 +0000166
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
168#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
wdenk8b0bfc62005-04-03 23:11:38 +0000169
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200170#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
wdenk8b0bfc62005-04-03 23:11:38 +0000171
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200172#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
wdenk8b0bfc62005-04-03 23:11:38 +0000173
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define CONFIG_SYS_FLASH_BASE 0xFE000000
175#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200176#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200177#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
178#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */
wdenk8b0bfc62005-04-03 23:11:38 +0000179
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200180#define CONFIG_SYS_DIRECT_FLASH_TFTP
wdenk8b0bfc62005-04-03 23:11:38 +0000181
Jon Loeligere9a0f8f2007-07-08 15:12:40 -0500182#if defined(CONFIG_CMD_JFFS2)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_JFFS2_NUM_BANKS CONFIG_SYS_MAX_FLASH_BANKS
184#define CONFIG_SYS_JFFS2_SORT_FRAGMENTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200185
186/*
187 * JFFS2 partitions
188 *
189 */
190/* No command line, one static partition */
Stefan Roese68d7d652009-03-19 13:30:36 +0100191#undef CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200192#define CONFIG_JFFS2_DEV "nor0"
193#define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
194#define CONFIG_JFFS2_PART_OFFSET 0x00100000
195
196/* mtdparts command line support */
197/* Note: fake mtd_id used, no linux mtd map file */
198/*
Stefan Roese68d7d652009-03-19 13:30:36 +0100199#define CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200200#define MTDIDS_DEFAULT "nor0=rattler-0"
201#define MTDPARTS_DEFAULT "mtdparts=rattler-0:-@1m(jffs2)"
202*/
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500203#endif /* CONFIG_CMD_JFFS2 */
wdenk8b0bfc62005-04-03 23:11:38 +0000204
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200205#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200206#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
207#define CONFIG_SYS_RAMBOOT
wdenk8b0bfc62005-04-03 23:11:38 +0000208#endif
209
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200210#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
wdenk8b0bfc62005-04-03 23:11:38 +0000211
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200212#define CONFIG_ENV_IS_IN_FLASH
wdenk8b0bfc62005-04-03 23:11:38 +0000213
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200214#ifdef CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200215#define CONFIG_ENV_SECT_SIZE 0x10000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200217#endif /* CONFIG_ENV_IS_IN_FLASH */
wdenk8b0bfc62005-04-03 23:11:38 +0000218
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200219#define CONFIG_SYS_DEFAULT_IMMR 0xFF010000
wdenk8b0bfc62005-04-03 23:11:38 +0000220
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200221#define CONFIG_SYS_IMMR 0xF0000000
wdenk8b0bfc62005-04-03 23:11:38 +0000222
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200223#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
Wolfgang Denk553f0982010-10-26 13:32:32 +0200224#define CONFIG_SYS_INIT_RAM_SIZE 0x2000 /* Size of used area in DPRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200225#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200226#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk8b0bfc62005-04-03 23:11:38 +0000227
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200228#define CONFIG_SYS_SDRAM_BASE 0x00000000
229#define CONFIG_SYS_SDRAM_SIZE 32
230#define CONFIG_SYS_SDRAM_BR (CONFIG_SYS_SDRAM_BASE | 0x00000041)
231#define CONFIG_SYS_SDRAM_OR 0xFE002EC0
wdenk8b0bfc62005-04-03 23:11:38 +0000232
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233#define CONFIG_SYS_BCSR 0xFC000000
wdenk8b0bfc62005-04-03 23:11:38 +0000234
235/* Hard reset configuration word */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200236#define CONFIG_SYS_HRCW_MASTER 0x0A06875A /* Not used - provided by FPGA */
wdenk8b0bfc62005-04-03 23:11:38 +0000237/* No slaves */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200238#define CONFIG_SYS_HRCW_SLAVE1 0
239#define CONFIG_SYS_HRCW_SLAVE2 0
240#define CONFIG_SYS_HRCW_SLAVE3 0
241#define CONFIG_SYS_HRCW_SLAVE4 0
242#define CONFIG_SYS_HRCW_SLAVE5 0
243#define CONFIG_SYS_HRCW_SLAVE6 0
244#define CONFIG_SYS_HRCW_SLAVE7 0
wdenk8b0bfc62005-04-03 23:11:38 +0000245
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246#define CONFIG_SYS_MALLOC_LEN (4096 << 10) /* Reserve 4 MB for malloc() */
247#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk8b0bfc62005-04-03 23:11:38 +0000248
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200249#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC8260 CPUs */
Jon Loeligere9a0f8f2007-07-08 15:12:40 -0500250#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200251# define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
wdenk8b0bfc62005-04-03 23:11:38 +0000252#endif
253
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200254#define CONFIG_SYS_HID0_INIT 0
255#define CONFIG_SYS_HID0_FINAL (HID0_ICE | HID0_IFEM | HID0_ABE)
wdenk8b0bfc62005-04-03 23:11:38 +0000256
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200257#define CONFIG_SYS_HID2 0
wdenk8b0bfc62005-04-03 23:11:38 +0000258
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200259#define CONFIG_SYS_SIUMCR 0x0E04C000
260#define CONFIG_SYS_SYPCR 0xFFFFFFC3
261#define CONFIG_SYS_BCR 0x00000000
262#define CONFIG_SYS_SCCR SCCR_DFBRG01
wdenk8b0bfc62005-04-03 23:11:38 +0000263
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264#define CONFIG_SYS_RMR RMR_CSRE
265#define CONFIG_SYS_TMCNTSC (TMCNTSC_SEC|TMCNTSC_ALR|TMCNTSC_TCF|TMCNTSC_TCE)
266#define CONFIG_SYS_PISCR (PISCR_PS|PISCR_PTF|PISCR_PTE)
267#define CONFIG_SYS_RCCR 0
wdenk8b0bfc62005-04-03 23:11:38 +0000268
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200269#define CONFIG_SYS_PSDMR 0x8249A452
270#define CONFIG_SYS_PSRT 0x1F
271#define CONFIG_SYS_MPTPR 0x2000
wdenk8b0bfc62005-04-03 23:11:38 +0000272
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200273#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | 0x00001001)
274#define CONFIG_SYS_OR0_PRELIM 0xFF001ED6
275#define CONFIG_SYS_BR7_PRELIM (CONFIG_SYS_BCSR | 0x00000801)
276#define CONFIG_SYS_OR7_PRELIM 0xFFFF87F6
wdenk8b0bfc62005-04-03 23:11:38 +0000277
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200278#define CONFIG_SYS_RESET_ADDRESS 0xC0000000
wdenk8b0bfc62005-04-03 23:11:38 +0000279
280#endif /* __CONFIG_H */