blob: c668284b3e4446f2c4186c2027578e3e5e628a83 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +01002/*
3 * ti_omap3_common.h
4 *
5 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
6 *
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +01007 * For more details, please see the technical documents listed at
8 * http://www.ti.com/product/omap3530
9 * http://www.ti.com/product/omap3630
10 * http://www.ti.com/product/dm3730
11 */
12
13#ifndef __CONFIG_TI_OMAP3_COMMON_H__
14#define __CONFIG_TI_OMAP3_COMMON_H__
15
Albert ARIBAUD37098442016-01-27 08:46:11 +010016/*
17 * High Level Configuration Options
18 */
19
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +010020#include <asm/arch/cpu.h>
Nishanth Menon987ec582015-03-09 17:12:04 -050021#include <asm/arch/omap.h>
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +010022
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +010023/* Clock Defines */
24#define V_OSCK 26000000 /* Clock output from T2 */
25#define V_SCLK (V_OSCK >> 1)
26
27/* NS16550 Configuration */
28#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
Thomas Chouc7b96862015-11-19 21:48:12 +080029#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
Derald D. Woods313ed5d2018-02-04 19:04:49 -060030#if !defined(CONFIG_DM_SERIAL)
Adam Ford750df192018-08-20 20:43:00 -050031#define CONFIG_SYS_NS16550_SERIAL
Derald D. Woods313ed5d2018-02-04 19:04:49 -060032#define CONFIG_SYS_NS16550_REG_SIZE (-4)
33#endif /* !CONFIG_DM_SERIAL */
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +010034#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, \
35 115200}
36
37/* Select serial console configuration */
Simon Glassb3f4ca12014-10-22 21:37:15 -060038#ifdef CONFIG_SPL_BUILD
Adam Fordbdaf24f2018-07-24 18:06:04 -050039#define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1
40#define CONFIG_SYS_NS16550_COM2 OMAP34XX_UART2
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +010041#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
Simon Glassb3f4ca12014-10-22 21:37:15 -060042#endif
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +010043
44/* Physical Memory Map */
45#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
46#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
47
48/*
49 * OMAP3 has 12 GP timers, they can be driven by the system clock
50 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
51 * This rate is divided by a local divisor.
52 */
53#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
54
55#define CONFIG_SYS_MONITOR_LEN (256 << 10)
56
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +010057/* SPL */
58#define CONFIG_SPL_TEXT_BASE 0x40200800
Tom Rinid3289aa2014-04-03 07:52:53 -040059#define CONFIG_SYS_SPL_ARGS_ADDR (CONFIG_SYS_SDRAM_BASE + \
60 (64 << 20))
61
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +010062#ifdef CONFIG_NAND
Tom Rinidf4dbb52014-04-03 15:17:15 -040063#define CONFIG_SYS_NAND_BASE 0x30000000
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +010064#endif
65
66/* Now bring in the rest of the common code. */
Nishanth Menon9a0f4002015-07-22 18:05:41 -050067#include <configs/ti_armv7_omap.h>
Enric Balletbò i Serrac7964f82013-12-06 21:30:23 +010068
69#endif /* __CONFIG_TI_OMAP3_COMMON_H__ */