blob: 8c3b92c78dcbe92331948b9752c6705389eb0f50 [file] [log] [blame]
wdenk2262cfe2002-11-18 00:14:45 +00001/*
Graeme Russdbf71152011-04-13 19:43:26 +10002 * (C) Copyright 2008-2011
3 * Graeme Russ, <graeme.russ@gmail.com>
4 *
wdenk2262cfe2002-11-18 00:14:45 +00005 * (C) Copyright 2002
Albert ARIBAUDfa82f872011-08-04 18:45:45 +02006 * Daniel Engström, Omicron Ceti AB, <daniel@omicron.se>
wdenk8bde7f72003-06-27 21:31:46 +00007 *
wdenk2262cfe2002-11-18 00:14:45 +00008 * (C) Copyright 2002
9 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
10 * Marius Groeger <mgroeger@sysgo.de>
11 *
12 * (C) Copyright 2002
13 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
14 * Alex Zuepke <azu@sysgo.de>
15 *
16 * See file CREDITS for list of people who contributed to this
17 * project.
18 *
19 * This program is free software; you can redistribute it and/or
20 * modify it under the terms of the GNU General Public License as
21 * published by the Free Software Foundation; either version 2 of
22 * the License, or (at your option) any later version.
23 *
24 * This program is distributed in the hope that it will be useful,
25 * but WITHOUT ANY WARRANTY; without even the implied warranty of
26 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
27 * GNU General Public License for more details.
28 *
29 * You should have received a copy of the GNU General Public License
30 * along with this program; if not, write to the Free Software
31 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
32 * MA 02111-1307 USA
33 */
34
wdenk2262cfe2002-11-18 00:14:45 +000035#include <common.h>
36#include <command.h>
Graeme Russc53fd2b2011-02-12 15:11:30 +110037#include <asm/processor.h>
Graeme Russ0c24c9c2011-02-12 15:11:32 +110038#include <asm/processor-flags.h>
Graeme Russ3f5f18d2008-12-07 10:29:02 +110039#include <asm/interrupt.h>
Gabe Black60a9b6b2011-11-16 23:32:50 +000040#include <linux/compiler.h>
wdenk2262cfe2002-11-18 00:14:45 +000041
Graeme Russdbf71152011-04-13 19:43:26 +100042/*
43 * Constructor for a conventional segment GDT (or LDT) entry
44 * This is a macro so it can be used in initialisers
45 */
Graeme Russ59c6d0e2010-10-07 20:03:21 +110046#define GDT_ENTRY(flags, base, limit) \
47 ((((base) & 0xff000000ULL) << (56-24)) | \
48 (((flags) & 0x0000f0ffULL) << 40) | \
49 (((limit) & 0x000f0000ULL) << (48-16)) | \
50 (((base) & 0x00ffffffULL) << 16) | \
51 (((limit) & 0x0000ffffULL)))
52
Graeme Russ59c6d0e2010-10-07 20:03:21 +110053struct gdt_ptr {
54 u16 len;
55 u32 ptr;
Graeme Russ717979f2011-11-08 02:33:13 +000056} __packed;
Graeme Russ59c6d0e2010-10-07 20:03:21 +110057
Graeme Russ74bfbe12011-12-29 21:45:33 +110058static void load_ds(u32 segment)
Graeme Russ59c6d0e2010-10-07 20:03:21 +110059{
Graeme Russ74bfbe12011-12-29 21:45:33 +110060 asm volatile("movl %0, %%ds" : : "r" (segment * X86_GDT_ENTRY_SIZE));
61}
Graeme Russ59c6d0e2010-10-07 20:03:21 +110062
Graeme Russ74bfbe12011-12-29 21:45:33 +110063static void load_es(u32 segment)
64{
65 asm volatile("movl %0, %%es" : : "r" (segment * X86_GDT_ENTRY_SIZE));
66}
Graeme Russ59c6d0e2010-10-07 20:03:21 +110067
Graeme Russ74bfbe12011-12-29 21:45:33 +110068static void load_fs(u32 segment)
69{
70 asm volatile("movl %0, %%fs" : : "r" (segment * X86_GDT_ENTRY_SIZE));
71}
72
73static void load_gs(u32 segment)
74{
75 asm volatile("movl %0, %%gs" : : "r" (segment * X86_GDT_ENTRY_SIZE));
76}
77
78static void load_ss(u32 segment)
79{
80 asm volatile("movl %0, %%ss" : : "r" (segment * X86_GDT_ENTRY_SIZE));
81}
82
83static void load_gdt(const u64 *boot_gdt, u16 num_entries)
84{
85 struct gdt_ptr gdt;
86
87 gdt.len = (num_entries * 8) - 1;
88 gdt.ptr = (u32)boot_gdt;
89
90 asm volatile("lgdtl %0\n" : : "m" (gdt));
Graeme Russ59c6d0e2010-10-07 20:03:21 +110091}
92
Graeme Russ9e6c5722011-12-31 22:58:15 +110093void init_gd(gd_t *id, u64 *gdt_addr)
94{
95 id->gd_addr = (ulong)id;
96 setup_gdt(id, gdt_addr);
97}
98
99void setup_gdt(gd_t *id, u64 *gdt_addr)
100{
101 /* CS: code, read/execute, 4 GB, base 0 */
102 gdt_addr[X86_GDT_ENTRY_32BIT_CS] = GDT_ENTRY(0xc09b, 0, 0xfffff);
103
104 /* DS: data, read/write, 4 GB, base 0 */
105 gdt_addr[X86_GDT_ENTRY_32BIT_DS] = GDT_ENTRY(0xc093, 0, 0xfffff);
106
107 /* FS: data, read/write, 4 GB, base (Global Data Pointer) */
108 gdt_addr[X86_GDT_ENTRY_32BIT_FS] = GDT_ENTRY(0xc093, (ulong)id, 0xfffff);
109
110 /* 16-bit CS: code, read/execute, 64 kB, base 0 */
111 gdt_addr[X86_GDT_ENTRY_16BIT_CS] = GDT_ENTRY(0x109b, 0, 0x0ffff);
112
113 /* 16-bit DS: data, read/write, 64 kB, base 0 */
114 gdt_addr[X86_GDT_ENTRY_16BIT_DS] = GDT_ENTRY(0x1093, 0, 0x0ffff);
115
116 load_gdt(gdt_addr, X86_GDT_NUM_ENTRIES);
117 load_ds(X86_GDT_ENTRY_32BIT_DS);
118 load_es(X86_GDT_ENTRY_32BIT_DS);
119 load_gs(X86_GDT_ENTRY_32BIT_DS);
120 load_ss(X86_GDT_ENTRY_32BIT_DS);
121 load_fs(X86_GDT_ENTRY_32BIT_FS);
122}
123
Graeme Russ0ea76e92011-02-12 15:11:35 +1100124int x86_cpu_init_f(void)
wdenk2262cfe2002-11-18 00:14:45 +0000125{
Graeme Russ0c24c9c2011-02-12 15:11:32 +1100126 const u32 em_rst = ~X86_CR0_EM;
127 const u32 mp_ne_set = X86_CR0_MP | X86_CR0_NE;
128
wdenk7a8e9bed2003-05-31 18:35:21 +0000129 /* initialize FPU, reset EM, set MP and NE */
130 asm ("fninit\n" \
Graeme Russ0c24c9c2011-02-12 15:11:32 +1100131 "movl %%cr0, %%eax\n" \
132 "andl %0, %%eax\n" \
133 "orl %1, %%eax\n" \
134 "movl %%eax, %%cr0\n" \
135 : : "i" (em_rst), "i" (mp_ne_set) : "eax");
wdenk8bde7f72003-06-27 21:31:46 +0000136
Graeme Russ1c409bc2009-11-24 20:04:21 +1100137 return 0;
138}
Graeme Russ0ea76e92011-02-12 15:11:35 +1100139int cpu_init_f(void) __attribute__((weak, alias("x86_cpu_init_f")));
Graeme Russ1c409bc2009-11-24 20:04:21 +1100140
Graeme Russ0ea76e92011-02-12 15:11:35 +1100141int x86_cpu_init_r(void)
Graeme Russ1c409bc2009-11-24 20:04:21 +1100142{
Graeme Russ0ea76e92011-02-12 15:11:35 +1100143 const u32 nw_cd_rst = ~(X86_CR0_NW | X86_CR0_CD);
144
145 /* turn on the cache and disable write through */
146 asm("movl %%cr0, %%eax\n"
147 "andl %0, %%eax\n"
148 "movl %%eax, %%cr0\n"
149 "wbinvd\n" : : "i" (nw_cd_rst) : "eax");
150
Graeme Russabf0cd32009-02-24 21:13:40 +1100151 /* Initialize core interrupt and exception functionality of CPU */
Graeme Russ717979f2011-11-08 02:33:13 +0000152 cpu_init_interrupts();
wdenk2262cfe2002-11-18 00:14:45 +0000153 return 0;
154}
Graeme Russ0ea76e92011-02-12 15:11:35 +1100155int cpu_init_r(void) __attribute__((weak, alias("x86_cpu_init_r")));
wdenk2262cfe2002-11-18 00:14:45 +0000156
Wolfgang Denk54841ab2010-06-28 22:00:46 +0200157int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
wdenk2262cfe2002-11-18 00:14:45 +0000158{
Graeme Russ717979f2011-11-08 02:33:13 +0000159 printf("resetting ...\n");
Graeme Russdbf71152011-04-13 19:43:26 +1000160
161 /* wait 50 ms */
162 udelay(50000);
wdenk2262cfe2002-11-18 00:14:45 +0000163 disable_interrupts();
164 reset_cpu(0);
165
166 /*NOTREACHED*/
167 return 0;
168}
169
Graeme Russ717979f2011-11-08 02:33:13 +0000170void flush_cache(unsigned long dummy1, unsigned long dummy2)
wdenk2262cfe2002-11-18 00:14:45 +0000171{
172 asm("wbinvd\n");
wdenk2262cfe2002-11-18 00:14:45 +0000173}
Graeme Russ3f5f18d2008-12-07 10:29:02 +1100174
175void __attribute__ ((regparm(0))) generate_gpf(void);
176
177/* segment 0x70 is an arbitrary segment which does not exist */
178asm(".globl generate_gpf\n"
Graeme Russ717979f2011-11-08 02:33:13 +0000179 ".hidden generate_gpf\n"
180 ".type generate_gpf, @function\n"
181 "generate_gpf:\n"
182 "ljmp $0x70, $0x47114711\n");
Graeme Russ3f5f18d2008-12-07 10:29:02 +1100183
184void __reset_cpu(ulong addr)
185{
Graeme Russfea25722011-04-13 19:43:28 +1000186 printf("Resetting using x86 Triple Fault\n");
Graeme Russ717979f2011-11-08 02:33:13 +0000187 set_vector(13, generate_gpf); /* general protection fault handler */
188 set_vector(8, generate_gpf); /* double fault handler */
189 generate_gpf(); /* start the show */
Graeme Russ3f5f18d2008-12-07 10:29:02 +1100190}
191void reset_cpu(ulong addr) __attribute__((weak, alias("__reset_cpu")));