blob: 7901b6c94e9242072b02eee2bd301276024b0ce5 [file] [log] [blame]
wdenk6f213472003-08-29 22:00:43 +00001/*
2 * (C) Copyright 2003
3 * Texas Instruments.
4 * Kshitij Gupta <kshitij@ti.com>
5 * Configuation settings for the TI OMAP Innovator board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29/*
30 * High Level Configuration Options
31 * (easy to change)
32 */
33#define CONFIG_ARM926EJS 1 /* This is an arm926ejs CPU core */
34#define CONFIG_OMAP 1 /* in a TI OMAP core */
35#define CONFIG_OMAP1610 1 /* which is in a 1610 */
36#define CONFIG_INNOVATOROMAP1610 1 /* a Innovator Board */
Igor Grinberg2141e142011-07-03 23:00:21 +000037
38#define CONFIG_MACH_TYPE MACH_TYPE_OMAP_INNOVATOR
wdenk6f213472003-08-29 22:00:43 +000039
40/* input clock of PLL */
41/* the OMAP1610 Innovator has 12MHz input clock */
42#define CONFIG_SYS_CLK_FREQ 12000000
43
44#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
45
46#define CONFIG_MISC_INIT_R
47
48#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
49#define CONFIG_SETUP_MEMORY_TAGS 1
50
51/*
52 * Size of malloc() pool
53 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020054#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
wdenk6f213472003-08-29 22:00:43 +000055
56/*
57 * Hardware drivers
58 */
59/*
60*/
Nishanth Menonac6b3622009-10-16 00:06:37 -050061#define CONFIG_LAN91C96
wdenk6f213472003-08-29 22:00:43 +000062#define CONFIG_LAN91C96_BASE 0x04000300
63#define CONFIG_LAN91C96_EXT_PHY
64
65/*
66 * NS16550 Configuration
67 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020068#define CONFIG_SYS_NS16550
69#define CONFIG_SYS_NS16550_SERIAL
70#define CONFIG_SYS_NS16550_REG_SIZE (-4)
71#define CONFIG_SYS_NS16550_CLK (48000000) /* can be 12M/32Khz or 48Mhz */
72#define CONFIG_SYS_NS16550_COM1 0xfffb0000 /* uart1, bluetooth uart on helen */
wdenk6f213472003-08-29 22:00:43 +000073
74/*
75 * select serial console configuration
76 */
wdenka8c7c702003-12-06 19:49:23 +000077#define CONFIG_SERIAL1 1 /* we use SERIAL 1 on OMAP1610 Innovator */
wdenk6f213472003-08-29 22:00:43 +000078
79/* allow to overwrite serial and ethaddr */
80#define CONFIG_ENV_OVERWRITE
81#define CONFIG_CONS_INDEX 1
82#define CONFIG_BAUDRATE 115200
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020083#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenk6f213472003-08-29 22:00:43 +000084
Jon Loeligera5cb2302007-07-04 22:33:13 -050085
86/*
87 * Command line configuration.
88 */
89#include <config_cmd_default.h>
90
91#define CONFIG_CMD_DHCP
92
93
Jon Loeligerd3b8c1a2007-07-09 21:57:31 -050094/*
95 * BOOTP options
96 */
97#define CONFIG_BOOTP_SUBNETMASK
98#define CONFIG_BOOTP_GATEWAY
99#define CONFIG_BOOTP_HOSTNAME
100#define CONFIG_BOOTP_BOOTPATH
101
wdenk6f213472003-08-29 22:00:43 +0000102
wdenk6f213472003-08-29 22:00:43 +0000103#include <configs/omap1510.h>
104
105#define CONFIG_BOOTDELAY 3
106#define CONFIG_BOOTARGS "mem=32M console=ttyS0,115200n8 noinitrd \
107 root=/dev/nfs rw nfsroot=157.87.82.48:\
108 /home/a0875451/mwd/myfs/target ip=dhcp"
109#define CONFIG_NETMASK 255.255.254.0 /* talk on MY local net */
110#define CONFIG_IPADDR 156.117.97.156 /* static IP I currently own */
111#define CONFIG_SERVERIP 156.117.97.139 /* current IP of my dev pc */
112#define CONFIG_BOOTFILE "uImage" /* file to load */
113
Jon Loeligera5cb2302007-07-04 22:33:13 -0500114#if defined(CONFIG_CMD_KGDB)
wdenk6f213472003-08-29 22:00:43 +0000115#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
116#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
117#endif
118
119/*
120 * Miscellaneous configurable options
121 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200122#define CONFIG_SYS_LONGHELP /* undef to save memory */
123#define CONFIG_SYS_PROMPT "OMAP1610 Innovator # " /* Monitor Command Prompt */
124#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk6f213472003-08-29 22:00:43 +0000125/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
127#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
128#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk6f213472003-08-29 22:00:43 +0000129
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130#define CONFIG_SYS_MEMTEST_START 0x10000000 /* memtest works on */
131#define CONFIG_SYS_MEMTEST_END 0x12000000 /* 32 MB in DRAM */
wdenk6f213472003-08-29 22:00:43 +0000132
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200133#define CONFIG_SYS_LOAD_ADDR 0x10000000 /* default load address */
wdenk6f213472003-08-29 22:00:43 +0000134
wdenk42d1f032003-10-15 23:53:47 +0000135/* The 1610 has 6 timers, they can be driven by the RefClk (12Mhz) or by
wdenk6f213472003-08-29 22:00:43 +0000136 * DPLL1. This time is further subdivided by a local divisor.
137 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200138#define CONFIG_SYS_TIMERBASE 0xFFFEC500 /* use timer 1 */
Ladislav Michl81472d82009-03-30 18:58:41 +0200139#define CONFIG_SYS_PTV 7 /* 2^(PTV+1), divide by 256 */
140#define CONFIG_SYS_HZ ((CONFIG_SYS_CLK_FREQ)/(2 << CONFIG_SYS_PTV))
wdenk6f213472003-08-29 22:00:43 +0000141
142/*-----------------------------------------------------------------------
143 * Stack sizes
144 *
145 * The stack sizes are set up in start.S using the settings below
146 */
147#define CONFIG_STACKSIZE (128*1024) /* regular stack */
148#ifdef CONFIG_USE_IRQ
149#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
150#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
151#endif
152
153/*-----------------------------------------------------------------------
154 * Physical Memory Map
155 */
wdenk3ff02c22004-06-09 15:25:53 +0000156#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
157#define PHYS_SDRAM_1 0x10000000 /* SDRAM Bank #1 */
wdenk6f213472003-08-29 22:00:43 +0000158#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
159
wdenk3ff02c22004-06-09 15:25:53 +0000160#define PHYS_FLASH_1_BM1 0x00000000 /* Flash Bank #1 if booting from flash */
161#define PHYS_FLASH_1_BM0 0x0C000000 /* Flash Bank #1 if booting from RAM */
wdenk6f213472003-08-29 22:00:43 +0000162
wdenk3ff02c22004-06-09 15:25:53 +0000163#ifdef CONFIG_CS_AUTOBOOT /* Determine CS assignment in runtime */
wdenkca0e7742004-06-09 15:37:23 +0000164
wdenk3ff02c22004-06-09 15:25:53 +0000165#ifndef __ASSEMBLY__
166extern unsigned long omap_flash_base; /* set in flash__init */
167#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200168#define CONFIG_SYS_FLASH_BASE omap_flash_base
wdenk3ff02c22004-06-09 15:25:53 +0000169
170#elif defined(CONFIG_CS0_BOOT)
171
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200172#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1_BM0
wdenk3ff02c22004-06-09 15:25:53 +0000173
174#else
175
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1_BM1
wdenk3ff02c22004-06-09 15:25:53 +0000177
178#endif
wdenk6f213472003-08-29 22:00:43 +0000179
Aneesh V574fa1f2011-06-09 08:54:53 -0400180#define PHYS_SRAM 0x20000000
181
wdenk6f213472003-08-29 22:00:43 +0000182/*-----------------------------------------------------------------------
183 * FLASH and environment organization
184 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200185#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
wdenk6f213472003-08-29 22:00:43 +0000186#define PHYS_FLASH_SIZE 0x02000000 /* 32MB */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200187#define CONFIG_SYS_MAX_FLASH_SECT (259) /* max number of sectors on one chip */
wdenk6f213472003-08-29 22:00:43 +0000188/* addr of environment */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200189#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x020000)
wdenk6f213472003-08-29 22:00:43 +0000190
191/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200192#define CONFIG_SYS_FLASH_ERASE_TOUT (20*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
193#define CONFIG_SYS_FLASH_WRITE_TOUT (20*CONFIG_SYS_HZ) /* Timeout for Flash Write */
wdenk6f213472003-08-29 22:00:43 +0000194
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200195#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200196#define CONFIG_ENV_SIZE 0x20000 /* Total Size of Environment Sector */
197#define CONFIG_ENV_OFFSET 0x20000 /* environment starts here */
wdenk6f213472003-08-29 22:00:43 +0000198
Aneesh V574fa1f2011-06-09 08:54:53 -0400199#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
200#define CONFIG_SYS_INIT_SP_ADDR PHYS_SRAM
201
wdenk6f213472003-08-29 22:00:43 +0000202#endif /* __CONFIG_H */