blob: 36fcf7f87ddd14fbfa16b4368ddb10792550036c [file] [log] [blame]
Stefan Roese5e4b3362005-08-22 17:51:53 +02001/*
2 * (C) Copyright 2003
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * (C) Copyright 2004
6 * Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27/*
28 * cpci5200.c - main board support/init for the esd cpci5200.
29 */
30
31#include <common.h>
32#include <mpc5xxx.h>
33#include <pci.h>
34#include <command.h>
Ben Warren19403632008-08-31 10:03:22 -070035#include <netdev.h>
Stefan Roese5e4b3362005-08-22 17:51:53 +020036
37#include "mt46v16m16-75.h"
38
39void init_ata_reset(void);
40
41static void sdram_start(int hi_addr)
42{
43 long hi_addr_bit = hi_addr ? 0x01000000 : 0;
44
45 /* unlock mode register */
46 *(vu_long *) MPC5XXX_SDRAM_CTRL =
47 SDRAM_CONTROL | 0x80000000 | hi_addr_bit;
48 __asm__ volatile ("sync");
49
50 /* precharge all banks */
51 *(vu_long *) MPC5XXX_SDRAM_CTRL =
52 SDRAM_CONTROL | 0x80000002 | hi_addr_bit;
53 __asm__ volatile ("sync");
54
55 /* set mode register: extended mode */
56 *(vu_long *) MPC5XXX_SDRAM_MODE = SDRAM_EMODE;
57 __asm__ volatile ("sync");
58
59 /* set mode register: reset DLL */
60 *(vu_long *) MPC5XXX_SDRAM_MODE = SDRAM_MODE | 0x04000000;
61 __asm__ volatile ("sync");
62
63 /* precharge all banks */
64 *(vu_long *) MPC5XXX_SDRAM_CTRL =
65 SDRAM_CONTROL | 0x80000002 | hi_addr_bit;
66 __asm__ volatile ("sync");
67
68 /* auto refresh */
69 *(vu_long *) MPC5XXX_SDRAM_CTRL =
70 SDRAM_CONTROL | 0x80000004 | hi_addr_bit;
71 __asm__ volatile ("sync");
72
73 /* set mode register */
74 *(vu_long *) MPC5XXX_SDRAM_MODE = SDRAM_MODE;
75 __asm__ volatile ("sync");
76
77 /* normal operation */
78 *(vu_long *) MPC5XXX_SDRAM_CTRL = SDRAM_CONTROL | hi_addr_bit;
79 __asm__ volatile ("sync");
80}
81
82/*
83 * ATTENTION: Although partially referenced initdram does NOT make real use
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020084 * use of CONFIG_SYS_SDRAM_BASE. The code does not work if CONFIG_SYS_SDRAM_BASE
Stefan Roese5e4b3362005-08-22 17:51:53 +020085 * is something else than 0x00000000.
86 */
87
Becky Bruce9973e3c2008-06-09 16:03:40 -050088phys_size_t initdram(int board_type)
Stefan Roese5e4b3362005-08-22 17:51:53 +020089{
90 ulong dramsize = 0;
91 ulong test1, test2;
92
93 /* setup SDRAM chip selects */
94 *(vu_long *) MPC5XXX_SDRAM_CS0CFG = 0x0000001e; /* 2G at 0x0 */
95 *(vu_long *) MPC5XXX_SDRAM_CS1CFG = 0x80000000; /* disabled */
96 __asm__ volatile ("sync");
97
98 /* setup config registers */
99 *(vu_long *) MPC5XXX_SDRAM_CONFIG1 = SDRAM_CONFIG1;
100 *(vu_long *) MPC5XXX_SDRAM_CONFIG2 = SDRAM_CONFIG2;
101 __asm__ volatile ("sync");
102
103 /* set tap delay */
104 *(vu_long *) MPC5XXX_CDM_PORCFG = SDRAM_TAPDELAY;
105 __asm__ volatile ("sync");
106
107 /* find RAM size using SDRAM CS0 only */
108 sdram_start(0);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200109 test1 = get_ram_size((long *) CONFIG_SYS_SDRAM_BASE, 0x80000000);
Stefan Roese5e4b3362005-08-22 17:51:53 +0200110 sdram_start(1);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200111 test2 = get_ram_size((long *) CONFIG_SYS_SDRAM_BASE, 0x80000000);
Stefan Roese5e4b3362005-08-22 17:51:53 +0200112
113 if (test1 > test2) {
114 sdram_start(0);
115 dramsize = test1;
116 } else {
117 dramsize = test2;
118 }
119
120 /* memory smaller than 1MB is impossible */
121 if (dramsize < (1 << 20)) {
122 dramsize = 0;
123 }
124
125 /* set SDRAM CS0 size according to the amount of RAM found */
126 if (dramsize > 0) {
127 *(vu_long *) MPC5XXX_SDRAM_CS0CFG =
128 0x13 + __builtin_ffs(dramsize >> 20) - 1;
129 /* let SDRAM CS1 start right after CS0 */
130 *(vu_long *) MPC5XXX_SDRAM_CS1CFG = dramsize + 0x0000001e; /* 2G */
131 } else {
132#if 0
133 *(vu_long *) MPC5XXX_SDRAM_CS0CFG = 0; /* disabled */
134 /* let SDRAM CS1 start right after CS0 */
135 *(vu_long *) MPC5XXX_SDRAM_CS1CFG = dramsize + 0x0000001e; /* 2G */
136#else
137 *(vu_long *) MPC5XXX_SDRAM_CS0CFG =
138 0x13 + __builtin_ffs(0x08000000 >> 20) - 1;
139 /* let SDRAM CS1 start right after CS0 */
140 *(vu_long *) MPC5XXX_SDRAM_CS1CFG = 0x08000000 + 0x0000001e; /* 2G */
141#endif
142 }
143
144#if 0
145 /* find RAM size using SDRAM CS1 only */
146 sdram_start(0);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147 get_ram_size((ulong *) (CONFIG_SYS_SDRAM_BASE + dramsize), 0x80000000);
Stefan Roese5e4b3362005-08-22 17:51:53 +0200148 sdram_start(1);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200149 get_ram_size((ulong *) (CONFIG_SYS_SDRAM_BASE + dramsize), 0x80000000);
Stefan Roese5e4b3362005-08-22 17:51:53 +0200150 sdram_start(0);
151#endif
152 /* set SDRAM CS1 size according to the amount of RAM found */
153
154 *(vu_long *) MPC5XXX_SDRAM_CS1CFG = dramsize; /* disabled */
155
156 init_ata_reset();
157 return (dramsize);
158}
159
160int checkboard(void)
161{
162 puts("Board: esd CPCI5200 (cpci5200)\n");
163 return 0;
164}
165
166void flash_preinit(void)
167{
168 /*
169 * Now, when we are in RAM, enable flash write
170 * access for detection process.
171 * Note that CS_BOOT cannot be cleared when
172 * executing in flash.
173 */
174 *(vu_long *) MPC5XXX_BOOTCS_CFG &= ~0x1; /* clear RO */
175}
176
177void flash_afterinit(ulong size)
178{
179 if (size == 0x02000000) {
180 /* adjust mapping */
181 *(vu_long *) MPC5XXX_BOOTCS_START =
182 *(vu_long *) MPC5XXX_CS0_START =
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183 START_REG(CONFIG_SYS_BOOTCS_START | size);
Stefan Roese5e4b3362005-08-22 17:51:53 +0200184 *(vu_long *) MPC5XXX_BOOTCS_STOP =
185 *(vu_long *) MPC5XXX_CS0_STOP =
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186 STOP_REG(CONFIG_SYS_BOOTCS_START | size, size);
Stefan Roese5e4b3362005-08-22 17:51:53 +0200187 }
188}
189
190#ifdef CONFIG_PCI
191static struct pci_controller hose;
192
193extern void pci_mpc5xxx_init(struct pci_controller *);
194
Wolfgang Denkdd520bf2006-11-30 18:02:20 +0100195void pci_init_board(void) {
Stefan Roese5e4b3362005-08-22 17:51:53 +0200196 pci_mpc5xxx_init(&hose);
197}
198#endif
199
Jon Loeliger77a31852007-07-10 10:39:10 -0500200#if defined(CONFIG_CMD_IDE) && defined (CONFIG_IDE_RESET)
Stefan Roese5e4b3362005-08-22 17:51:53 +0200201
Stefan Roese5e4b3362005-08-22 17:51:53 +0200202void init_ide_reset(void)
203{
204 debug("init_ide_reset\n");
205
206 /* Configure PSC1_4 as GPIO output for ATA reset */
207 *(vu_long *) MPC5XXX_WU_GPIO_ENABLE |= GPIO_PSC1_4;
208 *(vu_long *) MPC5XXX_WU_GPIO_DIR |= GPIO_PSC1_4;
209}
210
211void ide_set_reset(int idereset)
212{
213 debug("ide_reset(%d)\n", idereset);
214
215 if (idereset) {
Bartlomiej Siekadae80f32006-11-01 01:38:16 +0100216 *(vu_long *) MPC5XXX_WU_GPIO_DATA_O &= ~GPIO_PSC1_4;
Stefan Roese5e4b3362005-08-22 17:51:53 +0200217 } else {
Bartlomiej Siekadae80f32006-11-01 01:38:16 +0100218 *(vu_long *) MPC5XXX_WU_GPIO_DATA_O |= GPIO_PSC1_4;
Stefan Roese5e4b3362005-08-22 17:51:53 +0200219 }
220}
Jon Loeliger77a31852007-07-10 10:39:10 -0500221#endif
Stefan Roese5e4b3362005-08-22 17:51:53 +0200222
223#define MPC5XXX_SIMPLEIO_GPIO_ENABLE (MPC5XXX_GPIO + 0x0004)
224#define MPC5XXX_SIMPLEIO_GPIO_DIR (MPC5XXX_GPIO + 0x000C)
225#define MPC5XXX_SIMPLEIO_GPIO_DATA_OUTPUT (MPC5XXX_GPIO + 0x0010)
226#define MPC5XXX_SIMPLEIO_GPIO_DATA_INPUT (MPC5XXX_GPIO + 0x0014)
227
228#define MPC5XXX_INTERRUPT_GPIO_ENABLE (MPC5XXX_GPIO + 0x0020)
229#define MPC5XXX_INTERRUPT_GPIO_DIR (MPC5XXX_GPIO + 0x0028)
230#define MPC5XXX_INTERRUPT_GPIO_DATA_OUTPUT (MPC5XXX_GPIO + 0x002C)
231#define MPC5XXX_INTERRUPT_GPIO_STATUS (MPC5XXX_GPIO + 0x003C)
232
233#define GPIO_WU6 0x40000000UL
234#define GPIO_USB0 0x00010000UL
235#define GPIO_USB9 0x08000000UL
236#define GPIO_USB9S 0x00080000UL
237
238void init_ata_reset(void)
239{
240 debug("init_ata_reset\n");
241
242 /* Configure GPIO_WU6 as GPIO output for ATA reset */
Bartlomiej Siekadae80f32006-11-01 01:38:16 +0100243 *(vu_long *) MPC5XXX_WU_GPIO_DATA_O |= GPIO_WU6;
Stefan Roese5e4b3362005-08-22 17:51:53 +0200244 *(vu_long *) MPC5XXX_WU_GPIO_ENABLE |= GPIO_WU6;
245 *(vu_long *) MPC5XXX_WU_GPIO_DIR |= GPIO_WU6;
246 __asm__ volatile ("sync");
247
248 *(vu_long *) MPC5XXX_SIMPLEIO_GPIO_DATA_OUTPUT &= ~GPIO_USB0;
249 *(vu_long *) MPC5XXX_SIMPLEIO_GPIO_ENABLE |= GPIO_USB0;
250 *(vu_long *) MPC5XXX_SIMPLEIO_GPIO_DIR |= GPIO_USB0;
251 __asm__ volatile ("sync");
252
253 *(vu_long *) MPC5XXX_INTERRUPT_GPIO_DATA_OUTPUT &= ~GPIO_USB9;
254 *(vu_long *) MPC5XXX_INTERRUPT_GPIO_ENABLE &= ~GPIO_USB9;
255 __asm__ volatile ("sync");
256
257 if ((*(vu_long *) MPC5XXX_INTERRUPT_GPIO_STATUS & GPIO_USB9S) == 0) {
258 *(vu_long *) MPC5XXX_SIMPLEIO_GPIO_DATA_OUTPUT |= GPIO_USB0;
259 __asm__ volatile ("sync");
260 }
261}
262
Ben Warren19403632008-08-31 10:03:22 -0700263int board_eth_init(bd_t *bis)
264{
265 return pci_eth_init(bis);
266}
267
Stefan Roese5e4b3362005-08-22 17:51:53 +0200268int do_writepci(cmd_tbl_t * cmdtp, int flag, int argc, char *argv[])
269{
270 unsigned int addr;
271 unsigned int size;
272 int i;
273 volatile unsigned long *ptr;
274
275 addr = simple_strtol(argv[1], NULL, 16);
276 size = simple_strtol(argv[2], NULL, 16);
277
278 printf("\nWriting at addr %08x, size %08x.\n", addr, size);
279
280 while (1) {
281 ptr = (volatile unsigned long *)addr;
282 for (i = 0; i < (size >> 2); i++) {
283 *ptr++ = i;
284 }
285
286 /* Abort if ctrl-c was pressed */
287 if (ctrlc()) {
288 puts("\nAbort\n");
289 return 0;
290 }
291 putc('.');
292 }
293 return 0;
294}
295
296U_BOOT_CMD(writepci, 3, 1, do_writepci,
Peter Tyser2fb26042009-01-27 18:03:12 -0600297 "Write some data to pcibus",
Wolfgang Denka89c33d2009-05-24 17:06:54 +0200298 "<addr> <size>\n"
299 ""
300);