blob: 679b67432cc830d99e43e3a03c4f608516e34f15 [file] [log] [blame]
Wolfgang Denk6ccec442006-10-24 14:42:37 +02001/*
2 * Copyright (C) 2005-2006 Atmel Corporation
3 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Wolfgang Denk6ccec442006-10-24 14:42:37 +02005 */
6#include <common.h>
7
8#include <asm/io.h>
9#include <asm/sdram.h>
Haavard Skinnemoend38da532008-01-23 17:20:14 +010010#include <asm/arch/clk.h>
Haavard Skinnemoen44453b22008-04-30 14:19:28 +020011#include <asm/arch/hmatrix.h>
Haavard Skinnemoen1f36f732010-08-12 13:52:54 +070012#include <asm/arch/mmu.h>
Haavard Skinnemoenab0df362008-08-29 21:09:49 +020013#include <asm/arch/portmux.h>
Ben Warren89973f82008-08-31 22:22:04 -070014#include <netdev.h>
Wolfgang Denk6ccec442006-10-24 14:42:37 +020015
16DECLARE_GLOBAL_DATA_PTR;
17
Haavard Skinnemoen1f36f732010-08-12 13:52:54 +070018struct mmu_vm_range mmu_vmr_table[CONFIG_SYS_NR_VM_REGIONS] = {
19 {
Andreas Bießmanne9ed41c2015-02-06 23:06:42 +010020 .virt_pgno = CONFIG_SYS_FLASH_BASE >> MMU_PAGE_SHIFT,
21 .nr_pages = CONFIG_SYS_FLASH_SIZE >> MMU_PAGE_SHIFT,
22 .phys = (CONFIG_SYS_FLASH_BASE >> MMU_PAGE_SHIFT)
Haavard Skinnemoen1f36f732010-08-12 13:52:54 +070023 | MMU_VMR_CACHE_NONE,
24 }, {
Andreas Bießmanne9ed41c2015-02-06 23:06:42 +010025 .virt_pgno = CONFIG_SYS_SDRAM_BASE >> MMU_PAGE_SHIFT,
26 .nr_pages = EBI_SDRAM_SIZE >> MMU_PAGE_SHIFT,
27 .phys = (CONFIG_SYS_SDRAM_BASE >> MMU_PAGE_SHIFT)
Haavard Skinnemoen1f36f732010-08-12 13:52:54 +070028 | MMU_VMR_CACHE_WRBACK,
29 },
30};
31
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020032static const struct sdram_config sdram_config = {
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020033 .data_bits = SDRAM_DATA_32BIT,
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020034#ifdef CONFIG_ATSTK1000_16MB_SDRAM
35 /* MT48LC4M32B2P-6 (16 MB) on mod'ed motherboard */
36 .row_bits = 12,
37#else
Andreas Bießmanne5354b82015-05-11 13:07:27 +020038 /* MT48LC2M32B2P-5 (8 MB) on motherboard */
Wolfgang Denk6ccec442006-10-24 14:42:37 +020039 .row_bits = 11,
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020040#endif
Wolfgang Denk6ccec442006-10-24 14:42:37 +020041 .col_bits = 8,
42 .bank_bits = 2,
43 .cas = 3,
44 .twr = 2,
45 .trc = 7,
46 .trp = 2,
47 .trcd = 2,
48 .tras = 5,
49 .txsr = 5,
Haavard Skinnemoend38da532008-01-23 17:20:14 +010050 /* 15.6 us */
51 .refresh_period = (156 * (SDRAMC_BUS_HZ / 1000)) / 10000,
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020052};
Wolfgang Denk6ccec442006-10-24 14:42:37 +020053
Haavard Skinnemoendf548d32006-11-19 18:06:53 +010054int board_early_init_f(void)
55{
Haavard Skinnemoen44453b22008-04-30 14:19:28 +020056 /* Enable SDRAM in the EBI mux */
57 hmatrix_slave_write(EBI, SFR, HMATRIX_BIT(EBI_SDRAM_ENABLE));
Haavard Skinnemoendf548d32006-11-19 18:06:53 +010058
Haavard Skinnemoenab0df362008-08-29 21:09:49 +020059 portmux_enable_ebi(sdram_config.data_bits, 23, 0, PORTMUX_DRIVE_HIGH);
Andreas Bießmann18667862015-02-06 23:06:43 +010060 sdram_init(uncached(EBI_SDRAM_BASE), &sdram_config);
61
Haavard Skinnemoenab0df362008-08-29 21:09:49 +020062 portmux_enable_usart1(PORTMUX_DRIVE_MIN);
Andreas Bießmann18667862015-02-06 23:06:43 +010063
Haavard Skinnemoen9a24f472006-12-17 17:14:30 +010064#if defined(CONFIG_MACB)
Haavard Skinnemoenab0df362008-08-29 21:09:49 +020065 portmux_enable_macb0(PORTMUX_MACB_MII, PORTMUX_DRIVE_LOW);
66 portmux_enable_macb1(PORTMUX_MACB_MII, PORTMUX_DRIVE_LOW);
Haavard Skinnemoen9a24f472006-12-17 17:14:30 +010067#endif
Haavard Skinnemoen8e687512006-12-17 18:56:46 +010068#if defined(CONFIG_MMC)
Haavard Skinnemoenab0df362008-08-29 21:09:49 +020069 portmux_enable_mmci(0, PORTMUX_MMCI_4BIT, PORTMUX_DRIVE_LOW);
Haavard Skinnemoen8e687512006-12-17 18:56:46 +010070#endif
Haavard Skinnemoendf548d32006-11-19 18:06:53 +010071
72 return 0;
73}
74
Haavard Skinnemoen25e68542008-08-31 18:46:35 +020075int board_early_init_r(void)
Wolfgang Denk6ccec442006-10-24 14:42:37 +020076{
77 gd->bd->bi_phy_id[0] = 0x10;
78 gd->bd->bi_phy_id[1] = 0x11;
Haavard Skinnemoen25e68542008-08-31 18:46:35 +020079 return 0;
Wolfgang Denk6ccec442006-10-24 14:42:37 +020080}
Ben Warrenc8c845c2008-07-05 00:08:48 -070081
Ben Warrenc8c845c2008-07-05 00:08:48 -070082#ifdef CONFIG_CMD_NET
83int board_eth_init(bd_t *bi)
84{
Andreas Bießmannf4278b72010-11-04 23:15:31 +000085 macb_eth_initialize(0, (void *)ATMEL_BASE_MACB0, bi->bi_phy_id[0]);
86 macb_eth_initialize(1, (void *)ATMEL_BASE_MACB1, bi->bi_phy_id[1]);
Ben Warrenc8c845c2008-07-05 00:08:48 -070087 return 0;
88}
89#endif