blob: 6ce0b55b243f84004fd3474e309a7156588fb7e3 [file] [log] [blame]
Michal Simek76316a32007-03-11 13:42:58 +01001/*
2 * (C) Copyright 2007 Michal Simek
3 *
4 * Michal SIMEK <moonstr@monstr.eu>
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25#include <common.h>
Michal Simekfb05f6d2007-05-07 23:58:31 +020026#include <asm/asm.h>
Michal Simek76316a32007-03-11 13:42:58 +010027
Jon Loeliger44312832007-07-09 19:06:00 -050028#if defined(CONFIG_CMD_CACHE)
Michal Simek76316a32007-03-11 13:42:58 +010029
30int dcache_status (void)
31{
32 int i = 0;
33 int mask = 0x80;
34 __asm__ __volatile__ ("mfs %0,rmsr"::"r" (i):"memory");
35 /* i&=0x80 */
36 __asm__ __volatile__ ("and %0,%0,%1"::"r" (i), "r" (mask):"memory");
37 return i;
38}
39
40int icache_status (void)
41{
42 int i = 0;
43 int mask = 0x20;
44 __asm__ __volatile__ ("mfs %0,rmsr"::"r" (i):"memory");
45 /* i&=0x20 */
46 __asm__ __volatile__ ("and %0,%0,%1"::"r" (i), "r" (mask):"memory");
47 return i;
48}
Michal Simekf3f001a2007-05-07 19:25:08 +020049
50void icache_enable (void) {
Michal Simekfb05f6d2007-05-07 23:58:31 +020051 MSRSET(0x20);
Michal Simekf3f001a2007-05-07 19:25:08 +020052}
53
54void icache_disable(void) {
Michal Simekfb05f6d2007-05-07 23:58:31 +020055 MSRCLR(0x20);
Michal Simekf3f001a2007-05-07 19:25:08 +020056}
57
58void dcache_enable (void) {
Michal Simekfb05f6d2007-05-07 23:58:31 +020059 MSRSET(0x80);
Michal Simekf3f001a2007-05-07 19:25:08 +020060}
61
62void dcache_disable(void) {
Michal Simekfb05f6d2007-05-07 23:58:31 +020063 MSRCLR(0x80);
Michal Simekf3f001a2007-05-07 19:25:08 +020064}
Michal Simek76316a32007-03-11 13:42:58 +010065#endif