blob: 8191fb2b8a5a7ab98dd63650cd04bba8135d6f7e [file] [log] [blame]
rev13@wp.pled09a552015-03-01 12:44:42 +01001/*
2 * (C) Copyright 2015
3 * Kamil Lulko, <rev13@wp.pl>
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11#define CONFIG_STM32F4
Albert ARIBAUDbf104ff2015-10-23 18:06:39 +020012#define CONFIG_SYS_THUMB_BUILD
rev13@wp.pled09a552015-03-01 12:44:42 +010013#define CONFIG_STM32F4DISCOVERY
rev13@wp.pled09a552015-03-01 12:44:42 +010014
15#define CONFIG_OF_LIBFDT
16
17#define CONFIG_BOARD_EARLY_INIT_F
Antonio Borneo089fddf2015-07-19 22:19:46 +080018#define CONFIG_MISC_INIT_R
rev13@wp.pled09a552015-03-01 12:44:42 +010019
20#define CONFIG_SYS_FLASH_BASE 0x08000000
21
22#define CONFIG_SYS_INIT_SP_ADDR 0x10010000
23#define CONFIG_SYS_TEXT_BASE 0x08000000
24
25#define CONFIG_SYS_ICACHE_OFF
26#define CONFIG_SYS_DCACHE_OFF
27
28/*
29 * Configuration of the external SDRAM memory
30 */
31#define CONFIG_NR_DRAM_BANKS 1
32#define CONFIG_SYS_RAM_SIZE (8 << 20)
33#define CONFIG_SYS_RAM_CS 1
34#define CONFIG_SYS_RAM_FREQ_DIV 2
35#define CONFIG_SYS_RAM_BASE 0xD0000000
36#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_RAM_BASE
37#define CONFIG_SYS_LOAD_ADDR 0xD0400000
38#define CONFIG_LOADADDR 0xD0400000
39
40#define CONFIG_SYS_MAX_FLASH_SECT 12
41#define CONFIG_SYS_MAX_FLASH_BANKS 2
42
43#define CONFIG_ENV_IS_IN_FLASH
44#define CONFIG_ENV_OFFSET (256 << 10)
45#define CONFIG_ENV_SECT_SIZE (128 << 10)
46#define CONFIG_ENV_SIZE (8 << 10)
47
48#define CONFIG_BOARD_SPECIFIC_LED
49#define CONFIG_RED_LED 110
50#define CONFIG_GREEN_LED 109
51
52#define CONFIG_STM32_GPIO
53#define CONFIG_STM32_SERIAL
kunhuahuang60570df2015-04-28 03:01:19 +080054/*
55 * Configuration of the USART
Antonio Borneo6f921ec2015-07-01 14:15:03 +080056 * 1: TX:PA9 RX:PA10
kunhuahuang60570df2015-04-28 03:01:19 +080057 * 2: TX:PD5 RX:PD6
58 * 3: TX:PC10 RX:PC11
Antonio Borneo03514732015-07-01 16:04:14 +080059 * 6: TX:PG14 RX:PG9
kunhuahuang60570df2015-04-28 03:01:19 +080060 */
61#define CONFIG_STM32_USART 1
rev13@wp.pled09a552015-03-01 12:44:42 +010062
63#define CONFIG_STM32_HSE_HZ 8000000
64
Antonio Borneof9fa4a22015-07-19 22:19:48 +080065#define CONFIG_SYS_CLK_FREQ 180000000 /* 180 MHz */
66
rev13@wp.pled09a552015-03-01 12:44:42 +010067#define CONFIG_SYS_HZ_CLOCK 1000000 /* Timer is clocked at 1MHz */
68
69#define CONFIG_CMDLINE_TAG
70#define CONFIG_SETUP_MEMORY_TAGS
71#define CONFIG_INITRD_TAG
72#define CONFIG_REVISION_TAG
73
74#define CONFIG_SYS_CBSIZE 1024
75#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE \
76 + sizeof(CONFIG_SYS_PROMPT) + 16)
77
78#define CONFIG_SYS_MAXARGS 16
79
80#define CONFIG_SYS_MALLOC_LEN (2 << 20)
81
82#define CONFIG_STACKSIZE (64 << 10)
83
84#define CONFIG_BAUDRATE 115200
85#define CONFIG_BOOTARGS \
rev13@wp.pl6b330562015-07-05 12:54:23 +020086 "console=ttyS0,115200 earlyprintk consoleblank=0 ignore_loglevel"
rev13@wp.pled09a552015-03-01 12:44:42 +010087#define CONFIG_BOOTCOMMAND \
88 "run bootcmd_romfs"
89
90#define CONFIG_EXTRA_ENV_SETTINGS \
91 "bootargs_romfs=uclinux.physaddr=0x08180000 root=/dev/mtdblock0\0" \
92 "bootcmd_romfs=setenv bootargs ${bootargs} ${bootargs_romfs};" \
93 "bootm 0x08044000 - 0x08042000\0"
94
95#define CONFIG_BOOTDELAY 3
96#define CONFIG_AUTOBOOT
97
98/*
99 * Command line configuration.
100 */
rev13@wp.pled09a552015-03-01 12:44:42 +0100101#define CONFIG_SYS_LONGHELP
102#define CONFIG_SYS_HUSH_PARSER
rev13@wp.pled09a552015-03-01 12:44:42 +0100103#define CONFIG_AUTO_COMPLETE
104#define CONFIG_CMDLINE_EDITING
105
rev13@wp.pled09a552015-03-01 12:44:42 +0100106#define CONFIG_CMD_MEM
rev13@wp.pled09a552015-03-01 12:44:42 +0100107#define CONFIG_CMD_TIMER
108
109#endif /* __CONFIG_H */