blob: 8973bc76583ad5affaacfb4259c7b7f194a7f76e [file] [log] [blame]
wdenk71f95112003-06-15 22:40:42 +00001/*
Andy Fleming272cc702008-10-30 16:41:01 -05002 * Copyright 2008, Freescale Semiconductor, Inc
3 * Andy Fleming
4 *
5 * Based (loosely) on the Linux code
wdenk71f95112003-06-15 22:40:42 +00006 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef _MMC_H_
27#define _MMC_H_
wdenk71f95112003-06-15 22:40:42 +000028
Andy Fleming272cc702008-10-30 16:41:01 -050029#include <linux/list.h>
30
31#define SD_VERSION_SD 0x20000
32#define SD_VERSION_2 (SD_VERSION_SD | 0x20)
33#define SD_VERSION_1_0 (SD_VERSION_SD | 0x10)
34#define SD_VERSION_1_10 (SD_VERSION_SD | 0x1a)
35#define MMC_VERSION_MMC 0x10000
36#define MMC_VERSION_UNKNOWN (MMC_VERSION_MMC)
37#define MMC_VERSION_1_2 (MMC_VERSION_MMC | 0x12)
38#define MMC_VERSION_1_4 (MMC_VERSION_MMC | 0x14)
39#define MMC_VERSION_2_2 (MMC_VERSION_MMC | 0x22)
40#define MMC_VERSION_3 (MMC_VERSION_MMC | 0x30)
41#define MMC_VERSION_4 (MMC_VERSION_MMC | 0x40)
42
43#define MMC_MODE_HS 0x001
44#define MMC_MODE_HS_52MHz 0x010
45#define MMC_MODE_4BIT 0x100
46#define MMC_MODE_8BIT 0x200
47
48#define SD_DATA_4BIT 0x00040000
49
Albin Tonnerre79b91de2009-08-22 14:21:53 +020050#define IS_SD(x) (x->version & SD_VERSION_SD)
Andy Fleming272cc702008-10-30 16:41:01 -050051
52#define MMC_DATA_READ 1
53#define MMC_DATA_WRITE 2
54
55#define NO_CARD_ERR -16 /* No SD/MMC card inserted */
56#define UNUSABLE_ERR -17 /* Unusable Card */
57#define COMM_ERR -18 /* Communications Error */
58#define TIMEOUT -19
59
Haavard Skinnemoen341188b2008-05-22 11:09:59 +020060#define MMC_CMD_GO_IDLE_STATE 0
61#define MMC_CMD_SEND_OP_COND 1
62#define MMC_CMD_ALL_SEND_CID 2
63#define MMC_CMD_SET_RELATIVE_ADDR 3
64#define MMC_CMD_SET_DSR 4
Andy Fleming272cc702008-10-30 16:41:01 -050065#define MMC_CMD_SWITCH 6
Haavard Skinnemoen341188b2008-05-22 11:09:59 +020066#define MMC_CMD_SELECT_CARD 7
Andy Fleming272cc702008-10-30 16:41:01 -050067#define MMC_CMD_SEND_EXT_CSD 8
Haavard Skinnemoen341188b2008-05-22 11:09:59 +020068#define MMC_CMD_SEND_CSD 9
69#define MMC_CMD_SEND_CID 10
Andy Fleming272cc702008-10-30 16:41:01 -050070#define MMC_CMD_STOP_TRANSMISSION 12
Haavard Skinnemoen341188b2008-05-22 11:09:59 +020071#define MMC_CMD_SEND_STATUS 13
72#define MMC_CMD_SET_BLOCKLEN 16
73#define MMC_CMD_READ_SINGLE_BLOCK 17
74#define MMC_CMD_READ_MULTIPLE_BLOCK 18
Andy Fleming272cc702008-10-30 16:41:01 -050075#define MMC_CMD_WRITE_SINGLE_BLOCK 24
76#define MMC_CMD_WRITE_MULTIPLE_BLOCK 25
Haavard Skinnemoen341188b2008-05-22 11:09:59 +020077#define MMC_CMD_APP_CMD 55
78
Haavard Skinnemoen341188b2008-05-22 11:09:59 +020079#define SD_CMD_SEND_RELATIVE_ADDR 3
Andy Fleming272cc702008-10-30 16:41:01 -050080#define SD_CMD_SWITCH_FUNC 6
Haavard Skinnemoen341188b2008-05-22 11:09:59 +020081#define SD_CMD_SEND_IF_COND 8
82
83#define SD_CMD_APP_SET_BUS_WIDTH 6
84#define SD_CMD_APP_SEND_OP_COND 41
Andy Fleming272cc702008-10-30 16:41:01 -050085#define SD_CMD_APP_SEND_SCR 51
86
87/* SCR definitions in different words */
88#define SD_HIGHSPEED_BUSY 0x00020000
89#define SD_HIGHSPEED_SUPPORTED 0x00020000
90
91#define MMC_HS_TIMING 0x00000100
92#define MMC_HS_52MHZ 0x2
93
Rabin Vincent0b453ff2009-04-05 13:30:55 +053094#define OCR_BUSY 0x80000000
Andy Fleming272cc702008-10-30 16:41:01 -050095#define OCR_HCS 0x40000000
96
97#define MMC_VDD_165_195 0x00000080 /* VDD voltage 1.65 - 1.95 */
98#define MMC_VDD_20_21 0x00000100 /* VDD voltage 2.0 ~ 2.1 */
99#define MMC_VDD_21_22 0x00000200 /* VDD voltage 2.1 ~ 2.2 */
100#define MMC_VDD_22_23 0x00000400 /* VDD voltage 2.2 ~ 2.3 */
101#define MMC_VDD_23_24 0x00000800 /* VDD voltage 2.3 ~ 2.4 */
102#define MMC_VDD_24_25 0x00001000 /* VDD voltage 2.4 ~ 2.5 */
103#define MMC_VDD_25_26 0x00002000 /* VDD voltage 2.5 ~ 2.6 */
104#define MMC_VDD_26_27 0x00004000 /* VDD voltage 2.6 ~ 2.7 */
105#define MMC_VDD_27_28 0x00008000 /* VDD voltage 2.7 ~ 2.8 */
106#define MMC_VDD_28_29 0x00010000 /* VDD voltage 2.8 ~ 2.9 */
107#define MMC_VDD_29_30 0x00020000 /* VDD voltage 2.9 ~ 3.0 */
108#define MMC_VDD_30_31 0x00040000 /* VDD voltage 3.0 ~ 3.1 */
109#define MMC_VDD_31_32 0x00080000 /* VDD voltage 3.1 ~ 3.2 */
110#define MMC_VDD_32_33 0x00100000 /* VDD voltage 3.2 ~ 3.3 */
111#define MMC_VDD_33_34 0x00200000 /* VDD voltage 3.3 ~ 3.4 */
112#define MMC_VDD_34_35 0x00400000 /* VDD voltage 3.4 ~ 3.5 */
113#define MMC_VDD_35_36 0x00800000 /* VDD voltage 3.5 ~ 3.6 */
114
115#define MMC_SWITCH_MODE_CMD_SET 0x00 /* Change the command set */
116#define MMC_SWITCH_MODE_SET_BITS 0x01 /* Set bits in EXT_CSD byte
117 addressed by index which are
118 1 in value field */
119#define MMC_SWITCH_MODE_CLEAR_BITS 0x02 /* Clear bits in EXT_CSD byte
120 addressed by index, which are
121 1 in value field */
122#define MMC_SWITCH_MODE_WRITE_BYTE 0x03 /* Set target byte to value */
123
124#define SD_SWITCH_CHECK 0
125#define SD_SWITCH_SWITCH 1
126
127/*
128 * EXT_CSD fields
129 */
130
131#define EXT_CSD_BUS_WIDTH 183 /* R/W */
132#define EXT_CSD_HS_TIMING 185 /* R/W */
133#define EXT_CSD_CARD_TYPE 196 /* RO */
134#define EXT_CSD_REV 192 /* RO */
135#define EXT_CSD_SEC_CNT 212 /* RO, 4 bytes */
136
137/*
138 * EXT_CSD field definitions
139 */
140
141#define EXT_CSD_CMD_SET_NORMAL (1<<0)
142#define EXT_CSD_CMD_SET_SECURE (1<<1)
143#define EXT_CSD_CMD_SET_CPSECURE (1<<2)
144
145#define EXT_CSD_CARD_TYPE_26 (1<<0) /* Card can run at 26MHz */
146#define EXT_CSD_CARD_TYPE_52 (1<<1) /* Card can run at 52MHz */
147
148#define EXT_CSD_BUS_WIDTH_1 0 /* Card is in 1 bit mode */
149#define EXT_CSD_BUS_WIDTH_4 1 /* Card is in 4 bit mode */
150#define EXT_CSD_BUS_WIDTH_8 2 /* Card is in 8 bit mode */
Haavard Skinnemoen341188b2008-05-22 11:09:59 +0200151
Andy Fleming1de97f92008-10-30 16:31:39 -0500152#define R1_ILLEGAL_COMMAND (1 << 22)
153#define R1_APP_CMD (1 << 5)
154
Andy Fleming272cc702008-10-30 16:41:01 -0500155#define MMC_RSP_PRESENT (1 << 0)
156#define MMC_RSP_136 (1 << 1) /* 136 bit response */
157#define MMC_RSP_CRC (1 << 2) /* expect valid crc */
158#define MMC_RSP_BUSY (1 << 3) /* card may send busy */
159#define MMC_RSP_OPCODE (1 << 4) /* response contains opcode */
160
161#define MMC_RSP_NONE (0)
162#define MMC_RSP_R1 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
163#define MMC_RSP_R1b (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE| \
164 MMC_RSP_BUSY)
165#define MMC_RSP_R2 (MMC_RSP_PRESENT|MMC_RSP_136|MMC_RSP_CRC)
166#define MMC_RSP_R3 (MMC_RSP_PRESENT)
167#define MMC_RSP_R4 (MMC_RSP_PRESENT)
168#define MMC_RSP_R5 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
169#define MMC_RSP_R6 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
170#define MMC_RSP_R7 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
171
wdenk71f95112003-06-15 22:40:42 +0000172
Andy Fleming1de97f92008-10-30 16:31:39 -0500173struct mmc_cid {
174 unsigned long psn;
175 unsigned short oid;
176 unsigned char mid;
177 unsigned char prv;
178 unsigned char mdt;
179 char pnm[7];
180};
181
182struct mmc_csd
183{
184 u8 csd_structure:2,
185 spec_vers:4,
186 rsvd1:2;
187 u8 taac;
188 u8 nsac;
189 u8 tran_speed;
190 u16 ccc:12,
191 read_bl_len:4;
192 u64 read_bl_partial:1,
193 write_blk_misalign:1,
194 read_blk_misalign:1,
195 dsr_imp:1,
196 rsvd2:2,
197 c_size:12,
198 vdd_r_curr_min:3,
199 vdd_r_curr_max:3,
200 vdd_w_curr_min:3,
201 vdd_w_curr_max:3,
202 c_size_mult:3,
203 sector_size:5,
204 erase_grp_size:5,
205 wp_grp_size:5,
206 wp_grp_enable:1,
207 default_ecc:2,
208 r2w_factor:3,
209 write_bl_len:4,
210 write_bl_partial:1,
211 rsvd3:5;
212 u8 file_format_grp:1,
213 copy:1,
214 perm_write_protect:1,
215 tmp_write_protect:1,
216 file_format:2,
217 ecc:2;
218 u8 crc:7;
219 u8 one:1;
220};
221
Andy Fleming272cc702008-10-30 16:41:01 -0500222struct mmc_cmd {
223 ushort cmdidx;
224 uint resp_type;
225 uint cmdarg;
Rabin Vincent0b453ff2009-04-05 13:30:55 +0530226 uint response[4];
Andy Fleming272cc702008-10-30 16:41:01 -0500227 uint flags;
228};
229
230struct mmc_data {
231 union {
232 char *dest;
233 const char *src; /* src buffers don't get written to */
234 };
235 uint flags;
236 uint blocks;
237 uint blocksize;
238};
239
240struct mmc {
241 struct list_head link;
242 char name[32];
243 void *priv;
244 uint voltages;
245 uint version;
246 uint f_min;
247 uint f_max;
248 int high_capacity;
249 uint bus_width;
250 uint clock;
251 uint card_caps;
252 uint host_caps;
253 uint ocr;
254 uint scr[2];
255 uint csd[4];
Rabin Vincent0b453ff2009-04-05 13:30:55 +0530256 uint cid[4];
Andy Fleming272cc702008-10-30 16:41:01 -0500257 ushort rca;
258 uint tran_speed;
259 uint read_bl_len;
260 uint write_bl_len;
261 u64 capacity;
262 block_dev_desc_t block_dev;
263 int (*send_cmd)(struct mmc *mmc,
264 struct mmc_cmd *cmd, struct mmc_data *data);
265 void (*set_ios)(struct mmc *mmc);
266 int (*init)(struct mmc *mmc);
267};
268
269int mmc_register(struct mmc *mmc);
270int mmc_initialize(bd_t *bis);
271int mmc_init(struct mmc *mmc);
272int mmc_read(struct mmc *mmc, u64 src, uchar *dst, int size);
273struct mmc *find_mmc_device(int dev_num);
274void print_mmc_devices(char separator);
Stefano Babic11fdade2010-02-05 15:04:43 +0100275int board_mmc_getcd(u8 *cd, struct mmc *mmc);
Andy Fleming272cc702008-10-30 16:41:01 -0500276
277#ifndef CONFIG_GENERIC_MMC
278int mmc_legacy_init(int verbose);
279#endif
wdenk71f95112003-06-15 22:40:42 +0000280#endif /* _MMC_H_ */