Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / ba64a0bbb7b7128479a97fdf58baa9ddfbfe4db6 / . / include / configs / ti_omap5_common.h
blob: 8bf4a6b7e9f4c2467433a87fc3a41d4ecf75a8d3 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000[diff] [blame]2/*
3 * (C) Copyright 2013
4 * Texas Instruments Incorporated.
5 * Sricharan R <r.sricharan@ti.com>
6 *
7 * Derived from OMAP4 done by:
8 * Aneesh V <aneesh@ti.com>
9 *
10 * TI OMAP5 AND DRA7XX common configuration settings
11 *
Tom Rinia8017572013-08-09 11:22:18 -0400[diff] [blame]12 * For more details, please see the technical documents listed at
13 * http://www.ti.com/product/omap5432
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000[diff] [blame]14 */
15
Enric Balletbò i Serra3d657a02013-12-06 21:30:19 +0100[diff] [blame]16#ifndef __CONFIG_TI_OMAP5_COMMON_H
17#define __CONFIG_TI_OMAP5_COMMON_H
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000[diff] [blame]18
Tom Rinia8017572013-08-09 11:22:18 -0400[diff] [blame]19/* Use General purpose timer 1 */
20#define CONFIG_SYS_TIMERBASE GPT2_BASE
21
Tom Rini078aa4f2013-08-20 08:53:52 -0400[diff] [blame]22/*
23 * For the DDR timing information we can either dynamically determine
24 * the timings to use or use pre-determined timings (based on using the
25 * dynamic method. Default to the static timing infomation.
26 */
Tom Rinia8017572013-08-09 11:22:18 -0400[diff] [blame]27#define CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
Tom Rinia8017572013-08-09 11:22:18 -0400[diff] [blame]28#ifndef CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
29#define CONFIG_SYS_AUTOMATIC_SDRAM_DETECTION
30#define CONFIG_SYS_DEFAULT_LPDDR2_TIMINGS
31#endif
32
Tom Rinia8017572013-08-09 11:22:18 -0400[diff] [blame]33#define CONFIG_PALMAS_POWER
Tom Rinia8017572013-08-09 11:22:18 -0400[diff] [blame]34
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000[diff] [blame]35#include <asm/arch/cpu.h>
36#include <asm/arch/omap.h>
37
Nishanth Menon9a0f4002015-07-22 18:05:41 -0500[diff] [blame]38#include <configs/ti_armv7_omap.h>
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000[diff] [blame]39
40/*
41 * Hardware drivers
42 */
Thomas Chouc7b96862015-11-19 21:48:12 +0800[diff] [blame]43#define CONFIG_SYS_NS16550_CLK 48000000
Lokesh Vutla0a3f4072017-02-10 20:37:20 +0530[diff] [blame]44#if !defined(CONFIG_DM_SERIAL)
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000[diff] [blame]45#define CONFIG_SYS_NS16550_SERIAL
46#define CONFIG_SYS_NS16550_REG_SIZE (-4)
Tom Rini01e870b2015-09-17 16:47:04 -0400[diff] [blame]47#endif
Tom Rinidd2445e2013-04-05 06:21:46 +0000[diff] [blame]48
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000[diff] [blame]49/*
50 * Environment setup
51 */
Tom Rini9552ee32013-04-05 06:21:45 +0000[diff] [blame]52
Kishon Vijay Abraham I7a5a3e32015-02-23 18:40:20 +0530[diff] [blame]53#ifndef DFUARGS
54#define DFUARGS
55#endif
56
Semen Protsenko4fd79ac2017-06-14 21:34:23 +0300[diff] [blame]57#include <environment/ti/boot.h>
Sekhar Nori88fdfcd2017-04-06 14:52:56 +0530[diff] [blame]58#include <environment/ti/mmc.h>
59
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000[diff] [blame]60#define CONFIG_EXTRA_ENV_SETTINGS \
Tom Rinifb3ad9b2014-03-28 15:03:29 -0400[diff] [blame]61 DEFAULT_LINUX_BOOT_ENV \
Lokesh Vutla85d17be2015-08-28 13:35:07 +0530[diff] [blame]62 DEFAULT_MMC_TI_ARGS \
Lokesh Vutla1e93cc82016-11-29 11:58:00 +0530[diff] [blame]63 DEFAULT_FIT_TI_ARGS \
Semen Protsenko4fd79ac2017-06-14 21:34:23 +0300[diff] [blame]64 DEFAULT_COMMON_BOOT_TI_ARGS \
65 DEFAULT_FDT_TI_ARGS \
Kishon Vijay Abraham I7a5a3e32015-02-23 18:40:20 +0530[diff] [blame]66 DFUARGS \
Cooper Jr., Franklin23208662015-04-21 07:51:04 -0500[diff] [blame]67 NETARGS \
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000[diff] [blame]68
Tom Rini078aa4f2013-08-20 08:53:52 -0400[diff] [blame]69/*
70 * SPL related defines. The Public RAM memory map the ROM defines the
Daniel Allredb9b84032016-05-19 19:10:50 -0500[diff] [blame]71 * area between 0x40300000 and 0x4031E000 as a download area for OMAP5.
72 * On DRA7xx/AM57XX the download area is between 0x40300000 and 0x4037E000.
73 * We set CONFIG_SPL_DISPLAY_PRINT to have omap_rev_string() called and
Tom Rini078aa4f2013-08-20 08:53:52 -0400[diff] [blame]74 * print some information.
75 */
Daniel Allredb9b84032016-05-19 19:10:50 -0500[diff] [blame]76#ifdef CONFIG_TI_SECURE_DEVICE
77/*
78 * For memory booting on HS parts, the first 4KB of the internal RAM is
79 * reserved for secure world use and the flash loader image is
80 * preceded by a secure certificate. The SPL will therefore run in internal
81 * RAM from address 0x40301350 (0x40300000+0x1000(reserved)+0x350(cert)).
82 */
83#define TI_OMAP5_SECURE_BOOT_RESV_SRAM_SZ 0x1000
84#define CONFIG_SPL_TEXT_BASE 0x40301350
Daniel Allred32d333f2016-09-02 00:40:23 -0500[diff] [blame]85/* If no specific start address is specified then the secure EMIF
86 * region will be placed at the end of the DDR space. In order to prevent
87 * the main u-boot relocation from clobbering that memory and causing a
88 * firewall violation, we tell u-boot that memory is protected RAM (PRAM)
89 */
90#if (CONFIG_TI_SECURE_EMIF_REGION_START == 0)
91#define CONFIG_PRAM (CONFIG_TI_SECURE_EMIF_TOTAL_REGION_SIZE) >> 10
92#endif
Daniel Allredb9b84032016-05-19 19:10:50 -0500[diff] [blame]93#else
94/*
95 * For all booting on GP parts, the flash loader image is
96 * downloaded into internal RAM at address 0x40300000.
97 */
98#define CONFIG_SPL_TEXT_BASE 0x40300000
99#endif
100
Tom Rinid3289aa2014-04-03 07:52:53 -0400[diff] [blame]101#define CONFIG_SYS_SPL_ARGS_ADDR (CONFIG_SYS_SDRAM_BASE + \
102 (128 << 20))
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000[diff] [blame]103
Mugunthan V N136b1012015-09-29 14:42:26 +0530[diff] [blame]104#ifdef CONFIG_SPL_BUILD
Mugunthan V N30a0cdb2015-12-24 16:08:18 +0530[diff] [blame]105#undef CONFIG_TIMER
Mugunthan V N136b1012015-09-29 14:42:26 +0530[diff] [blame]106#endif
107
Enric Balletbò i Serra3d657a02013-12-06 21:30:19 +0100[diff] [blame]108#endif /* __CONFIG_TI_OMAP5_COMMON_H */