blob: 64b3c3af630b78307c01dcb5bd94888882200e57 [file] [log] [blame]
Dave Gerlachb6059dd2021-04-23 11:27:46 -05001// SPDX-License-Identifier: GPL-2.0
2/*
Roger Quadros01f573e2023-08-05 11:14:40 +03003 * Copyright (C) 2020-2023 Texas Instruments Incorporated - https://www.ti.com/
Dave Gerlachb6059dd2021-04-23 11:27:46 -05004 */
5
Roger Quadros01f573e2023-08-05 11:14:40 +03006#include "k3-am642-evm.dts"
Dave Gerlachfe0f3e32021-05-04 18:00:52 -05007#include "k3-am64-evm-ddr4-1600MTs.dtsi"
8#include "k3-am64-ddr.dtsi"
Roger Quadros01f573e2023-08-05 11:14:40 +03009
10#include "k3-am642-evm-u-boot.dtsi"
Dave Gerlachb6059dd2021-04-23 11:27:46 -050011
12/ {
Dave Gerlachb6059dd2021-04-23 11:27:46 -050013 aliases {
14 remoteproc0 = &sysctrler;
15 remoteproc1 = &a53_0;
16 };
17
Dave Gerlachb6059dd2021-04-23 11:27:46 -050018 a53_0: a53@0 {
19 compatible = "ti,am654-rproc";
20 reg = <0x00 0x00a90000 0x00 0x10>;
21 power-domains = <&k3_pds 61 TI_SCI_PD_EXCLUSIVE>,
Manorit Chawdhry3922cf62023-04-14 09:47:57 +053022 <&k3_pds 135 TI_SCI_PD_EXCLUSIVE>,
23 <&k3_pds 137 TI_SCI_PD_EXCLUSIVE>;
Dave Gerlachb6059dd2021-04-23 11:27:46 -050024 resets = <&k3_reset 135 0>;
25 clocks = <&k3_clks 61 0>;
26 assigned-clocks = <&k3_clks 61 0>, <&k3_clks 135 0>;
27 assigned-clock-parents = <&k3_clks 61 2>;
28 assigned-clock-rates = <200000000>, <1000000000>;
29 ti,sci = <&dmsc>;
30 ti,sci-proc-id = <32>;
31 ti,sci-host-id = <10>;
Simon Glass8c103c32023-02-13 08:56:33 -070032 bootph-pre-ram;
Dave Gerlachb6059dd2021-04-23 11:27:46 -050033 };
34
Dave Gerlachb6059dd2021-04-23 11:27:46 -050035 clk_200mhz: dummy-clock-200mhz {
36 compatible = "fixed-clock";
37 #clock-cells = <0>;
38 clock-frequency = <200000000>;
Simon Glass8c103c32023-02-13 08:56:33 -070039 bootph-pre-ram;
Dave Gerlachb6059dd2021-04-23 11:27:46 -050040 };
41};
42
Roger Quadrosc043ba92023-09-29 16:46:41 +030043&vtt_supply {
44 bootph-pre-ram;
45};
46
Dave Gerlachb6059dd2021-04-23 11:27:46 -050047&cbass_main {
48 sysctrler: sysctrler {
49 compatible = "ti,am654-system-controller";
50 mboxes= <&secure_proxy_main 1>, <&secure_proxy_main 0>;
51 mbox-names = "tx", "rx";
Simon Glass8c103c32023-02-13 08:56:33 -070052 bootph-pre-ram;
Dave Gerlachb6059dd2021-04-23 11:27:46 -050053 };
54};
55
Roger Quadros01f573e2023-08-05 11:14:40 +030056&main_esm {
57 bootph-pre-ram;
Hari Nagalla3d64cff2022-03-09 14:42:29 -060058};
59
Roger Quadrosc043ba92023-09-29 16:46:41 +030060&cbass_mcu {
61 bootph-pre-ram;
62};
63
Roger Quadros01f573e2023-08-05 11:14:40 +030064&mcu_esm {
Simon Glass8c103c32023-02-13 08:56:33 -070065 bootph-pre-ram;
Dave Gerlachb6059dd2021-04-23 11:27:46 -050066};
67
68&dmsc {
69 mboxes= <&secure_proxy_main 0>,
70 <&secure_proxy_main 1>,
71 <&secure_proxy_main 0>;
72 mbox-names = "rx", "tx", "notify";
73 ti,host-id = <35>;
74 ti,secure-host;
75};
76
Roger Quadros398bd292023-09-29 16:46:42 +030077&vtt_supply {
78 bootph-pre-ram;
79};
80
81&memorycontroller {
82 vtt-supply = <&vtt_supply>;
83};
84
Dave Gerlachb6059dd2021-04-23 11:27:46 -050085&sdhci0 {
Dave Gerlachb6059dd2021-04-23 11:27:46 -050086 clocks = <&clk_200mhz>;
87 clock-names = "clk_xin";
Dave Gerlachb6059dd2021-04-23 11:27:46 -050088};
89
90&sdhci1 {
Dave Gerlachb6059dd2021-04-23 11:27:46 -050091 clocks = <&clk_200mhz>;
92 clock-names = "clk_xin";
Dave Gerlachb6059dd2021-04-23 11:27:46 -050093};
94
Nishanth Menonab4c0722021-05-04 18:00:55 -050095&main_gpio0 {
Simon Glass8c103c32023-02-13 08:56:33 -070096 bootph-pre-ram;
Roger Quadros01f573e2023-08-05 11:14:40 +030097};
98
99/* UART is initialized before SYSFW is started
100 * so we can't do any power-domain/clock operations.
101 * Delete clock/power-domain properties to avoid
102 * UART init failure
103 */
104&main_uart0 {
105 /delete-property/ power-domains;
106 /delete-property/ clocks;
107 /delete-property/ clock-names;
108};
109
110/* timer init is called as part of rproc_start() while
111 * starting System Firmware, so any clock/power-domain
112 * operations will fail as SYSFW is not yet up and running.
113 * Delete all clock/power-domain properties to avoid
114 * timer init failure.
115 * This is an always on timer at 20MHz.
116 */
117&main_timer0 {
118 /delete-property/ clocks;
119 /delete-property/ assigned-clocks;
120 /delete-property/ assigned-clock-parents;
Nishanth Menonab4c0722021-05-04 18:00:55 -0500121 /delete-property/ power-domains;
122};