blob: 685815c46ca195d9b9780c5a223318276f3d7a46 [file] [log] [blame]
Stephen Warrenefad6cf2012-08-05 16:07:21 +00001/*
2 * (C) Copyright 2012 Stephen Warren
3 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
Tom Rini5b8031c2016-01-14 22:05:13 -05007 * SPDX-License-Identifier: GPL-2.0
Stephen Warrenefad6cf2012-08-05 16:07:21 +00008 */
9
10#include <common.h>
11#include <asm/io.h>
12#include <asm/arch/wdog.h>
Alexander Graf6b0ee502016-11-02 10:36:18 +010013#include <efi_loader.h>
Stephen Warrenefad6cf2012-08-05 16:07:21 +000014
15#define RESET_TIMEOUT 10
16
Alexander Graf6b0ee502016-11-02 10:36:18 +010017/*
18 * The Raspberry Pi firmware uses the RSTS register to know which partiton
19 * to boot from. The partiton value is spread into bits 0, 2, 4, 6, 8, 10.
20 * Partiton 63 is a special partition used by the firmware to indicate halt.
21 */
22#define BCM2835_WDOG_RSTS_RASPBERRYPI_HALT 0x555
23
24__efi_runtime_data struct bcm2835_wdog_regs *wdog_regs =
25 (struct bcm2835_wdog_regs *)BCM2835_WDOG_PHYSADDR;
26
27void __efi_runtime reset_cpu(ulong addr)
Stephen Warrenefad6cf2012-08-05 16:07:21 +000028{
Stephen Warrenefad6cf2012-08-05 16:07:21 +000029 uint32_t rstc;
30
Alexander Graf6b0ee502016-11-02 10:36:18 +010031 rstc = readl(&wdog_regs->rstc);
Stephen Warrenefad6cf2012-08-05 16:07:21 +000032 rstc &= ~BCM2835_WDOG_RSTC_WRCFG_MASK;
33 rstc |= BCM2835_WDOG_RSTC_WRCFG_FULL_RESET;
34
Alexander Graf6b0ee502016-11-02 10:36:18 +010035 writel(BCM2835_WDOG_PASSWORD | RESET_TIMEOUT, &wdog_regs->wdog);
36 writel(BCM2835_WDOG_PASSWORD | rstc, &wdog_regs->rstc);
Stephen Warrenefad6cf2012-08-05 16:07:21 +000037}
Alexander Graf6b0ee502016-11-02 10:36:18 +010038
39#ifdef CONFIG_EFI_LOADER
40
41void __efi_runtime EFIAPI efi_reset_system(
42 enum efi_reset_type reset_type,
43 efi_status_t reset_status,
44 unsigned long data_size, void *reset_data)
45{
46 u32 val;
47
48 switch (reset_type) {
49 case EFI_RESET_COLD:
50 case EFI_RESET_WARM:
51 reset_cpu(0);
52 break;
53 case EFI_RESET_SHUTDOWN:
54 /*
55 * We set the watchdog hard reset bit here to distinguish this reset
56 * from the normal (full) reset. bootcode.bin will not reboot after a
57 * hard reset.
58 */
59 val = readl(&wdog_regs->rsts);
60 val |= BCM2835_WDOG_PASSWORD;
61 val |= BCM2835_WDOG_RSTS_RASPBERRYPI_HALT;
62 writel(val, &wdog_regs->rsts);
63 reset_cpu(0);
64 break;
65 }
66
67 while (1) { }
68}
69
70void efi_reset_system_init(void)
71{
72 efi_add_runtime_mmio(&wdog_regs, sizeof(*wdog_regs));
73}
74
75#endif