blob: 5e8183929599fe2f91dcfd7e6e2a25ecb8d8c241 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Simon Glass6ec1b752014-12-10 08:55:51 -07002/*
3 * Test-related constants for sandbox
4 *
5 * Copyright (c) 2014 Google, Inc
Simon Glass6ec1b752014-12-10 08:55:51 -07006 */
7
8#ifndef __ASM_TEST_H
9#define __ASM_TEST_H
10
11/* The sandbox driver always permits an I2C device with this address */
Simon Glass9569c402015-03-05 12:25:26 -070012#define SANDBOX_I2C_TEST_ADDR 0x59
13
14#define SANDBOX_PCI_VENDOR_ID 0x1234
15#define SANDBOX_PCI_DEVICE_ID 0x5678
16#define SANDBOX_PCI_CLASS_CODE PCI_CLASS_CODE_COMM
17#define SANDBOX_PCI_CLASS_SUB_CODE PCI_CLASS_SUB_CODE_COMM_SERIAL
Simon Glass6ec1b752014-12-10 08:55:51 -070018
Bin Meng95e11062018-08-03 01:14:53 -070019#define PCI_CAP_ID_PM_OFFSET 0x50
20#define PCI_CAP_ID_EXP_OFFSET 0x60
21#define PCI_CAP_ID_MSIX_OFFSET 0x70
22
23#define PCI_EXT_CAP_ID_ERR_OFFSET 0x100
24#define PCI_EXT_CAP_ID_VC_OFFSET 0x200
25#define PCI_EXT_CAP_ID_DSN_OFFSET 0x300
26
Bin Meng59a160e2018-08-03 01:14:46 -070027/* Useful for PCI_VDEVICE() macro */
28#define PCI_VENDOR_ID_SANDBOX SANDBOX_PCI_VENDOR_ID
29#define SWAP_CASE_DRV_DATA 0x55aa
30
Simon Glass6a1c7ce2015-07-06 12:54:24 -060031#define SANDBOX_CLK_RATE 32768
32
Simon Glass04035fd2015-07-06 12:54:35 -060033/* System controller driver data */
34enum {
35 SYSCON0 = 32,
36 SYSCON1,
37
38 SYSCON_COUNT
39};
40
Simon Glass182bf922015-04-20 12:37:15 -060041/**
42 * sandbox_i2c_set_test_mode() - set test mode for running unit tests
43 *
44 * See sandbox_i2c_xfer() for the behaviour changes.
45 *
46 * @bus: sandbox I2C bus to adjust
47 * @test_mode: true to select test mode, false to run normally
48 */
49void sandbox_i2c_set_test_mode(struct udevice *bus, bool test_mode);
50
Simon Glass6ec1b752014-12-10 08:55:51 -070051enum sandbox_i2c_eeprom_test_mode {
52 SIE_TEST_MODE_NONE,
53 /* Permits read/write of only one byte per I2C transaction */
54 SIE_TEST_MODE_SINGLE_BYTE,
55};
56
57void sandbox_i2c_eeprom_set_test_mode(struct udevice *dev,
58 enum sandbox_i2c_eeprom_test_mode mode);
59
60void sandbox_i2c_eeprom_set_offset_len(struct udevice *dev, int offset_len);
61
Joe Hershberger909bd6d2015-04-21 13:57:18 -050062/*
63 * sandbox_timer_add_offset()
64 *
65 * Allow tests to add to the time reported through lib/time.c functions
66 * offset: number of milliseconds to advance the system time
67 */
68void sandbox_timer_add_offset(unsigned long offset);
69
Simon Glassdd18e5d2015-04-20 12:37:24 -060070/**
71 * sandbox_i2c_rtc_set_offset() - set the time offset from system/base time
72 *
73 * @dev: RTC device to adjust
74 * @use_system_time: true to use system time, false to use @base_time
75 * @offset: RTC offset from current system/base time (-1 for no
76 * change)
77 * @return old value of RTC offset
78 */
79long sandbox_i2c_rtc_set_offset(struct udevice *dev, bool use_system_time,
80 int offset);
81
82/**
83 * sandbox_i2c_rtc_get_set_base_time() - get and set the base time
84 *
85 * @dev: RTC device to adjust
86 * @base_time: New base system time (set to -1 for no change)
87 * @return old base time
88 */
89long sandbox_i2c_rtc_get_set_base_time(struct udevice *dev, long base_time);
90
Simon Glassd8a26f02015-11-08 23:48:06 -070091int sandbox_usb_keyb_add_string(struct udevice *dev, const char *str);
92
Mario Six4eea5312018-09-27 09:19:31 +020093/**
94 * sandbox_osd_get_mem() - get the internal memory of a sandbox OSD
95 *
96 * @dev: OSD device for which to access the internal memory for
97 * @buf: pointer to buffer to receive the OSD memory data
98 * @buflen: length of buffer in bytes
99 */
100int sandbox_osd_get_mem(struct udevice *dev, u8 *buf, size_t buflen);
Simon Glass5d9a88f2018-10-01 12:22:40 -0600101
102/**
103 * sandbox_pwm_get_config() - get the PWM config for a channel
104 *
105 * @dev: Device to check
106 * @channel: Channel number to check
107 * @period_ns: Period of the PWM in nanoseconds
108 * @duty_ns: Current duty cycle of the PWM in nanoseconds
109 * @enable: true if the PWM is enabled
110 * @polarity: true if the PWM polarity is active high
111 * @return 0 if OK, -ENOSPC if the PWM number is invalid
112 */
113int sandbox_pwm_get_config(struct udevice *dev, uint channel, uint *period_nsp,
114 uint *duty_nsp, bool *enablep, bool *polarityp);
115
Simon Glassa58986c2018-11-06 15:21:41 -0700116/**
117 * sandbox_sf_set_block_protect() - Set the BP bits of the status register
118 *
119 * @dev: Device to update
120 * @bp_mask: BP bits to set (bits 2:0, so a value of 0 to 7)
121 */
122void sandbox_sf_set_block_protect(struct udevice *dev, int bp_mask);
123
Simon Glass6ec1b752014-12-10 08:55:51 -0700124#endif