blob: 6ec92c38c578580c8c001a1c5306c583e8ac48b8 [file] [log] [blame]
wdenk138ff602004-12-16 15:52:40 +00001/*
wdenk414eec32005-04-02 22:37:54 +00002 * (C) Copyright 2003-2005
wdenk138ff602004-12-16 15:52:40 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __CONFIG_H
25#define __CONFIG_H
26
27/*
28 * High Level Configuration Options
29 * (easy to change)
30 */
31
wdenk151ab832005-02-24 22:44:16 +000032#define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */
33#define CONFIG_MPC5200 1 /* (more precisely an MPC5200 CPU) */
34#define CONFIG_INKA4X0 1 /* INKA4x0 board */
wdenk138ff602004-12-16 15:52:40 +000035
wdenk151ab832005-02-24 22:44:16 +000036#define CFG_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */
wdenk138ff602004-12-16 15:52:40 +000037
wdenk151ab832005-02-24 22:44:16 +000038#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
39#define BOOTFLAG_WARM 0x02 /* Software reboot */
wdenk138ff602004-12-16 15:52:40 +000040
wdenk151ab832005-02-24 22:44:16 +000041#define CONFIG_MISC_INIT_F 1 /* Use misc_init_f() */
42
Becky Bruce31d82672008-05-08 19:02:12 -050043#define CONFIG_HIGH_BATS 1 /* High BATs supported */
44
wdenk138ff602004-12-16 15:52:40 +000045/*
46 * Serial console configuration
47 */
wdenk151ab832005-02-24 22:44:16 +000048#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
49#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
wdenk138ff602004-12-16 15:52:40 +000050#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
51
52/*
wdenk436be292005-01-31 22:09:11 +000053 * PCI Mapping:
54 * 0x40000000 - 0x4fffffff - PCI Memory
55 * 0x50000000 - 0x50ffffff - PCI IO Space
56 */
57#define CONFIG_PCI 1
58#define CONFIG_PCI_PNP 1
59#define CONFIG_PCI_SCAN_SHOW 1
TsiChung Liewf33fca22008-03-30 01:19:06 -050060#define CONFIG_PCIAUTO_SKIP_HOST_BRIDGE 1
wdenk436be292005-01-31 22:09:11 +000061
62#define CONFIG_PCI_MEM_BUS 0x40000000
63#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
64#define CONFIG_PCI_MEM_SIZE 0x10000000
65
66#define CONFIG_PCI_IO_BUS 0x50000000
67#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
68#define CONFIG_PCI_IO_SIZE 0x01000000
69
70#define CFG_XLB_PIPELINING 1
71
72/* Partitions */
73#define CONFIG_MAC_PARTITION
74#define CONFIG_DOS_PARTITION
75#define CONFIG_ISO_PARTITION
76
wdenk138ff602004-12-16 15:52:40 +000077
Jon Loeliger1d2c6bc2007-07-04 22:32:32 -050078/*
Jon Loeliger7f5c0152007-07-10 09:38:02 -050079 * BOOTP options
80 */
81#define CONFIG_BOOTP_BOOTFILESIZE
82#define CONFIG_BOOTP_BOOTPATH
83#define CONFIG_BOOTP_GATEWAY
84#define CONFIG_BOOTP_HOSTNAME
85
86
87/*
Jon Loeliger1d2c6bc2007-07-04 22:32:32 -050088 * Command line configuration.
89 */
90#include <config_cmd_default.h>
91
92#define CONFIG_CMD_DHCP
93#define CONFIG_CMD_EXT2
94#define CONFIG_CMD_FAT
95#define CONFIG_CMD_IDE
96#define CONFIG_CMD_NFS
97#define CONFIG_CMD_PCI
98#define CONFIG_CMD_SNTP
99#define CONFIG_CMD_USB
100
wdenk138ff602004-12-16 15:52:40 +0000101
wdenkb05dcb52005-03-04 11:27:31 +0000102#define CONFIG_TIMESTAMP 1 /* Print image info with timestamp */
103
wdenk138ff602004-12-16 15:52:40 +0000104#if (TEXT_BASE == 0xFFE00000) /* Boot low */
105# define CFG_LOWBOOT 1
106#endif
107
108/*
109 * Autobooting
110 */
Wolfgang Denk84e106c2006-02-07 15:18:25 +0100111#define CONFIG_BOOTDELAY 1 /* autoboot after 1 second */
wdenk138ff602004-12-16 15:52:40 +0000112
113#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk32bf3d12008-03-03 12:16:44 +0100114 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
wdenk138ff602004-12-16 15:52:40 +0000115 "echo"
116
117#undef CONFIG_BOOTARGS
118
Wolfgang Denk84e106c2006-02-07 15:18:25 +0100119#define CONFIG_ETHADDR 00:a0:a4:03:00:00
120#define CONFIG_OVERWRITE_ETHADDR_ONCE
121
122#define CONFIG_IPADDR 192.168.100.2
123#define CONFIG_SERVERIP 192.168.100.1
124#define CONFIG_NETMASK 255.255.255.0
125#define HOSTNAME inka4x0
126#define CONFIG_BOOTFILE /tftpboot/inka4x0/uImage
127#define CONFIG_ROOTPATH /opt/eldk/ppc_6xx
128
wdenk138ff602004-12-16 15:52:40 +0000129#define CONFIG_EXTRA_ENV_SETTINGS \
130 "netdev=eth0\0" \
131 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100132 "nfsroot=${serverip}:${rootpath}\0" \
wdenk138ff602004-12-16 15:52:40 +0000133 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100134 "addip=setenv bootargs ${bootargs} " \
135 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
136 ":${hostname}:${netdev}:off panic=1\0" \
Wolfgang Denk84e106c2006-02-07 15:18:25 +0100137 "addcons=setenv bootargs ${bootargs} " \
138 "console=ttyS0,${baudrate}\0" \
139 "flash_nfs=run nfsargs addip addcons;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100140 "bootm ${kernel_addr}\0" \
Wolfgang Denk84e106c2006-02-07 15:18:25 +0100141 "net_nfs=tftp 200000 ${bootfile};" \
142 "run nfsargs addip addcons;bootm\0" \
143 "enable_disp=mw.l 100000 04000000 1;" \
144 "cp.l 100000 f0000b20 1;" \
145 "cp.l 100000 f0000b28 1\0" \
146 "ideargs=setenv bootargs root=/dev/hda1 rw\0" \
147 "ide_boot=ext2load ide 0:1 200000 uImage;" \
Marian Balakowiczf23cb342007-11-15 13:24:43 +0100148 "run ideargs addip addcons enable_disp;bootm\0" \
Wolfgang Denk84e106c2006-02-07 15:18:25 +0100149 "brightness=255\0" \
wdenk138ff602004-12-16 15:52:40 +0000150 ""
151
Wolfgang Denk84e106c2006-02-07 15:18:25 +0100152#define CONFIG_BOOTCOMMAND "run ide_boot"
wdenk138ff602004-12-16 15:52:40 +0000153
154/*
155 * IPB Bus clocking configuration.
156 */
Bartlomiej Siekac99512d2007-05-27 16:53:43 +0200157#define CFG_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
wdenk138ff602004-12-16 15:52:40 +0000158
159/*
160 * Flash configuration
161 */
Marian Balakowicz5e71c512007-11-15 13:37:28 +0100162#define CFG_FLASH_CFI 1 /* Flash is CFI conformant */
163#define CFG_FLASH_CFI_DRIVER 1
164#define CFG_FLASH_BASE 0xffe00000
165#define CFG_FLASH_SIZE 0x00200000
166#define CFG_MAX_FLASH_BANKS 1 /* max num of memory banks */
167#define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE }
168#define CFG_MAX_FLASH_SECT 128 /* max num of sects on one chip */
169#define CFG_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
wdenk138ff602004-12-16 15:52:40 +0000170
171/*
172 * Environment settings
173 */
174#define CFG_ENV_IS_IN_FLASH 1
Marian Balakowicz5e71c512007-11-15 13:37:28 +0100175#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x4000)
wdenk138ff602004-12-16 15:52:40 +0000176#define CFG_ENV_SIZE 0x2000
177#define CFG_ENV_SECT_SIZE 0x2000
178#define CONFIG_ENV_OVERWRITE 1
Marian Balakowiczf23cb342007-11-15 13:24:43 +0100179#define CFG_USE_PPCENV /* Environment embedded in sect .ppcenv */
wdenk138ff602004-12-16 15:52:40 +0000180
181/*
182 * Memory map
183 */
184#define CFG_MBAR 0xF0000000
185#define CFG_SDRAM_BASE 0x00000000
186#define CFG_DEFAULT_MBAR 0x80000000
187
Marian Balakowicz5fb6d712007-11-15 13:29:55 +0100188/*
189 * SDRAM controller configuration
190 */
191#undef CONFIG_SDR_MT48LC16M16A2
192#undef CONFIG_DDR_MT46V16M16
193#undef CONFIG_DDR_MT46V32M16
194#undef CONFIG_DDR_HYB25D512160BF
195#define CONFIG_DDR_K4H511638C
wdenk138ff602004-12-16 15:52:40 +0000196
197/* Use ON-Chip SRAM until RAM will be available */
198#define CFG_INIT_RAM_ADDR MPC5XXX_SRAM
199#ifdef CONFIG_POST
200/* preserve space for the post_word at end of on-chip SRAM */
201#define CFG_INIT_RAM_END MPC5XXX_SRAM_POST_SIZE
202#else
203#define CFG_INIT_RAM_END MPC5XXX_SRAM_SIZE
204#endif
205
206
207#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
208#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
209#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
210
211#define CFG_MONITOR_BASE TEXT_BASE
212#if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
213# define CFG_RAMBOOT 1
214#endif
215
Marian Balakowiczf23cb342007-11-15 13:24:43 +0100216#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
wdenk138ff602004-12-16 15:52:40 +0000217#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
218#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
219
220/*
221 * Ethernet configuration
222 */
223#define CONFIG_MPC5xxx_FEC 1
224/*
225 * Define CONFIG_FEC_10MBIT to force FEC at 10Mb
226 */
227/* #define CONFIG_FEC_10MBIT 1 */
228#define CONFIG_PHY_ADDR 0x00
Wolfgang Denk84e106c2006-02-07 15:18:25 +0100229#define CONFIG_MII
wdenk138ff602004-12-16 15:52:40 +0000230
231/*
232 * GPIO configuration
233 *
wdenk9f709b62005-04-22 15:09:09 +0000234 * use CS1 as gpio_wkup_6 output
235 * Bit 0 (mask: 0x80000000): 0
wdenk138ff602004-12-16 15:52:40 +0000236 * use ALT CAN position: Bits 2-3 (mask: 0x30000000):
237 * 00 -> No Alternatives, I2C1 is used for onboard EEPROM
238 * 01 -> CAN1 on I2C1, CAN2 on Tmr0/1 do not use on TQM5200 with onboard
239 * EEPROM
240 * use PSC1 as UART: Bits 28-31 (mask: 0x00000007): 0100
241 * use PSC6_1 and PSC6_3 as GPIO: Bits 9:11 (mask: 0x07000000):
242 * 011 -> PSC6 could not be used as UART or CODEC. IrDA still possible.
wdenk138ff602004-12-16 15:52:40 +0000243 */
wdenk9f709b62005-04-22 15:09:09 +0000244#define CFG_GPS_PORT_CONFIG 0x01001004
wdenk138ff602004-12-16 15:52:40 +0000245
246/*
247 * RTC configuration
248 */
249#define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
250
251/*
252 * Miscellaneous configurable options
253 */
254#define CFG_LONGHELP /* undef to save memory */
255#define CFG_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeliger1d2c6bc2007-07-04 22:32:32 -0500256#if defined(CONFIG_CMD_KGDB)
wdenk138ff602004-12-16 15:52:40 +0000257#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
258#else
259#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
260#endif
261#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
262#define CFG_MAXARGS 16 /* max number of command args */
263#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
264
Jon Loeliger1d2c6bc2007-07-04 22:32:32 -0500265#define CFG_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
266#if defined(CONFIG_CMD_KGDB)
267# define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
268#endif
269
wdenk138ff602004-12-16 15:52:40 +0000270/* Enable an alternate, more extensive memory test */
271#define CFG_ALT_MEMTEST
272
273#define CFG_MEMTEST_START 0x00100000 /* memtest works on */
274#define CFG_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
275
276#define CFG_LOAD_ADDR 0x100000 /* default load address */
277
278#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
279
280/*
Jon Loeliger7f5c0152007-07-10 09:38:02 -0500281 * Enable loopw command.
wdenk138ff602004-12-16 15:52:40 +0000282 */
283#define CONFIG_LOOPW
284
285/*
286 * Various low-level settings
287 */
288#if defined(CONFIG_MPC5200)
289#define CFG_HID0_INIT HID0_ICE | HID0_ICFI
290#define CFG_HID0_FINAL HID0_ICE
291#else
292#define CFG_HID0_INIT 0
293#define CFG_HID0_FINAL 0
294#endif
295
296#define CFG_BOOTCS_START CFG_FLASH_BASE
297#define CFG_BOOTCS_SIZE CFG_FLASH_SIZE
298#define CFG_BOOTCS_CFG 0x00087800 /* for pci_clk = 66 MHz */
299#define CFG_CS0_START CFG_FLASH_BASE
300#define CFG_CS0_SIZE CFG_FLASH_SIZE
301
wdenke58cf2a2005-02-27 23:46:58 +0000302/* 32Mbit SRAM @0x30000000 */
303#define CFG_CS1_START 0x30000000
304#define CFG_CS1_SIZE 0x00400000
305#define CFG_CS1_CFG 0x31800 /* for pci_clk = 33 MHz */
306
307/* 2 quad UART @0x80000000 (MBAR is relocated to 0xF0000000) */
308#define CFG_CS2_START 0x80000000
309#define CFG_CS2_SIZE 0x0001000
310#define CFG_CS2_CFG 0x21800 /* for pci_clk = 33 MHz */
311
wdenkf4733a02005-03-06 01:21:30 +0000312/* GPIO in @0x30400000 */
313#define CFG_CS3_START 0x30400000
314#define CFG_CS3_SIZE 0x00100000
315#define CFG_CS3_CFG 0x31800 /* for pci_clk = 33 MHz */
316
wdenk138ff602004-12-16 15:52:40 +0000317#define CFG_CS_BURST 0x00000000
318#define CFG_CS_DEADCYCLE 0x33333333
319
wdenk436be292005-01-31 22:09:11 +0000320/*-----------------------------------------------------------------------
321 * USB stuff
322 *-----------------------------------------------------------------------
323 */
324#define CONFIG_USB_OHCI
wdenk151ab832005-02-24 22:44:16 +0000325#define CONFIG_USB_CLOCK 0x00015555
326#define CONFIG_USB_CONFIG 0x00001000
wdenk1968e612005-02-24 23:23:29 +0000327#define CONFIG_USB_STORAGE
wdenk436be292005-01-31 22:09:11 +0000328
wdenkb05dcb52005-03-04 11:27:31 +0000329/*-----------------------------------------------------------------------
330 * IDE/ATA stuff Supports IDE harddisk
331 *-----------------------------------------------------------------------
332 */
333
334#undef CONFIG_IDE_8xx_PCCARD /* Use IDE with PC Card Adapter */
335
336#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
337#undef CONFIG_IDE_LED /* LED for ide not supported */
338
339#define CONFIG_IDE_RESET /* reset for ide supported */
340#define CONFIG_IDE_PREINIT
341
342#define CFG_IDE_MAXBUS 1 /* max. 1 IDE bus */
343#define CFG_IDE_MAXDEVICE 2 /* max. 1 drive per IDE bus */
344
345#define CFG_ATA_IDE0_OFFSET 0x0000
wdenkb05dcb52005-03-04 11:27:31 +0000346#define CFG_ATA_BASE_ADDR MPC5XXX_ATA
Wolfgang Denk1806c752005-09-21 10:07:56 +0200347#define CFG_ATA_DATA_OFFSET 0x0060 /* Offset for data I/O */
348#define CFG_ATA_REG_OFFSET (CFG_ATA_DATA_OFFSET) /* Offset for normal register accesses */
349#define CFG_ATA_ALT_OFFSET 0x005C /* Offset for alternate registers */
350#define CFG_ATA_STRIDE 4 /* Interval between registers */
wdenkb05dcb52005-03-04 11:27:31 +0000351
352#define CONFIG_ATAPI 1
Wolfgang Denk1806c752005-09-21 10:07:56 +0200353
354#define CFG_BRIGHTNESS 0xFF /* LCD Default Brightness (255 = off) */
wdenkb05dcb52005-03-04 11:27:31 +0000355
wdenk138ff602004-12-16 15:52:40 +0000356#endif /* __CONFIG_H */