blob: 95992fa689bbc7c8cbb2fbe34e7cbdac958a77f4 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
wdenked247f42002-10-07 21:58:02 +00002/*
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +02003 * (C) Copyright 2000-2005
wdenked247f42002-10-07 21:58:02 +00004 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
wdenked247f42002-10-07 21:58:02 +00005 */
6
7#ifndef _FLASH_H_
8#define _FLASH_H_
9
wdenked247f42002-10-07 21:58:02 +000010/*-----------------------------------------------------------------------
11 * FLASH Info: contains chip specific data, per FLASH bank
12 */
13
14typedef struct {
15 ulong size; /* total bank size in bytes */
16 ushort sector_count; /* number of erase units */
17 ulong flash_id; /* combined device & manufacturer code */
Becky Bruce09ce9922009-02-02 16:34:51 -060018 ulong start[CONFIG_SYS_MAX_FLASH_SECT]; /* virtual sector start address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020019 uchar protect[CONFIG_SYS_MAX_FLASH_SECT]; /* sector protection status */
wdenked247f42002-10-07 21:58:02 +000020 uchar portwidth; /* the width of the port */
21 uchar chipwidth; /* the width of the chip */
Jagannadha Sutradharudu Teki53879b12021-02-26 08:51:49 +010022 uchar chip_lsb; /* extra Least Significant Bit in the */
23 /* address of chip */
wdenk2abbe072003-06-16 23:50:08 +000024 ushort buffer_size; /* # of bytes in write buffer */
wdenked247f42002-10-07 21:58:02 +000025 ulong erase_blk_tout; /* maximum block erase timeout */
26 ulong write_tout; /* maximum write timeout */
wdenk2abbe072003-06-16 23:50:08 +000027 ulong buffer_write_tout; /* maximum buffer write timeout */
wdenk1eaeb582004-06-08 00:22:43 +000028 ushort vendor; /* the primary vendor id */
Stefan Roese260421a2006-11-13 13:55:24 +010029 ushort cmd_reset; /* vendor specific reset command */
Angelo Dureghello07b2c5c2012-12-01 01:14:18 +010030 uchar cmd_erase_sector; /* vendor specific erase sect. command */
wdenk1eaeb582004-06-08 00:22:43 +000031 ushort interface; /* used for x8/x16 adjustments */
Stefan Roese2662b402006-04-01 13:41:03 +020032 ushort legacy_unlock; /* support Intel legacy (un)locking */
Niklaus Giger3a7b2c22009-07-22 17:13:24 +020033 ushort manufacturer_id; /* manufacturer id */
Stefan Roese260421a2006-11-13 13:55:24 +010034 ushort device_id; /* device id */
35 ushort device_id2; /* extended device id */
36 ushort ext_addr; /* extended query table address */
37 ushort cfi_version; /* cfi version */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020038 ushort cfi_offset; /* offset for cfi query */
Michael Schwingen81b20cc2007-12-07 23:35:02 +010039 ulong addr_unlock1; /* unlock address 1 for AMD flash roms */
40 ulong addr_unlock2; /* unlock address 2 for AMD flash roms */
Marek Vasut72443c72017-09-12 19:09:31 +020041 uchar sr_supported; /* status register supported */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020042 const char *name; /* human-readable name */
Miquel Raynal1de770d2019-10-03 19:50:04 +020043#ifdef CONFIG_DM_MTD
Thomas Choud8587992015-11-07 14:20:31 +080044 struct mtd_info *mtd;
45#endif
Marek Vasut1ec0a372017-09-12 19:09:08 +020046#ifdef CONFIG_CFI_FLASH /* DM-specific parts */
47 struct udevice *dev;
48 phys_addr_t base;
49#endif
wdenked247f42002-10-07 21:58:02 +000050} flash_info_t;
51
Stefan Roeseca5def32010-08-31 10:00:10 +020052extern flash_info_t flash_info[]; /* info for FLASH chips */
53
Piotr Ziecikebc97842008-11-20 15:17:38 +010054typedef unsigned long flash_sect_t;
55
wdenked247f42002-10-07 21:58:02 +000056/*
57 * Values for the width of the port
58 */
59#define FLASH_CFI_8BIT 0x01
60#define FLASH_CFI_16BIT 0x02
61#define FLASH_CFI_32BIT 0x04
62#define FLASH_CFI_64BIT 0x08
63/*
64 * Values for the width of the chip
65 */
66#define FLASH_CFI_BY8 0x01
67#define FLASH_CFI_BY16 0x02
68#define FLASH_CFI_BY32 0x04
69#define FLASH_CFI_BY64 0x08
wdenkbf9e3b32004-02-12 00:47:09 +000070/*
71 * Values for the flash device interface
72 */
73#define FLASH_CFI_X8 0x00
74#define FLASH_CFI_X16 0x01
75#define FLASH_CFI_X8X16 0x02
Bartlomiej Sieka42026c92007-12-11 13:59:57 +010076#define FLASH_CFI_X16X32 0x05
wdenked247f42002-10-07 21:58:02 +000077
wdenk5653fc32004-02-08 22:55:38 +000078/* convert between bit value and numeric value */
wdenk1eaeb582004-06-08 00:22:43 +000079#define CFI_FLASH_SHIFT_WIDTH 3
Piotr Ziecik91809ed2008-11-17 15:57:58 +010080
wdenked247f42002-10-07 21:58:02 +000081/* Prototypes */
82
Simon Glassa595a0e2020-05-10 11:39:53 -060083unsigned long flash_init(void);
84void flash_print_info(flash_info_t *info);
85int flash_erase(flash_info_t *info, int s_first, int s_last);
86int flash_sect_erase(ulong addr_first, ulong addr_last);
87int flash_sect_protect(int flag, ulong addr_first, ulong addr_last);
88int flash_sect_roundb(ulong *addr);
89unsigned long flash_sector_size(flash_info_t *info, flash_sect_t sect);
Tom Rini17ead042022-07-23 13:05:03 -040090void flash_cmd_reset(flash_info_t *info);
Simon Glassa595a0e2020-05-10 11:39:53 -060091void flash_set_verbose(uint v);
wdenked247f42002-10-07 21:58:02 +000092
93/* common/flash.c */
Simon Glassa595a0e2020-05-10 11:39:53 -060094void flash_protect(int flag, ulong from, ulong to, flash_info_t *info);
95int flash_write(char *src, ulong addr, ulong cnt);
96flash_info_t *addr2info(ulong addr);
97int write_buff(flash_info_t *info, uchar *src, ulong addr, ulong cnt);
wdenked247f42002-10-07 21:58:02 +000098
Piotr Ziecik91809ed2008-11-17 15:57:58 +010099/* drivers/mtd/cfi_mtd.c */
100#ifdef CONFIG_FLASH_CFI_MTD
101extern int cfi_mtd_init(void);
102#endif
103
wdenked247f42002-10-07 21:58:02 +0000104/* board/?/flash.c */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200105#if defined(CONFIG_SYS_FLASH_PROTECTION)
wdenked247f42002-10-07 21:58:02 +0000106extern int flash_real_protect(flash_info_t *info, long sector, int prot);
wdenk5653fc32004-02-08 22:55:38 +0000107extern void flash_read_user_serial(flash_info_t * info, void * buffer, int offset, int len);
108extern void flash_read_factory_serial(flash_info_t * info, void * buffer, int offset, int len);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200109#endif /* CONFIG_SYS_FLASH_PROTECTION */
wdenked247f42002-10-07 21:58:02 +0000110
Michael Schwingen81b20cc2007-12-07 23:35:02 +0100111#ifdef CONFIG_FLASH_CFI_LEGACY
112extern ulong board_flash_get_legacy(ulong base, int banknum, flash_info_t *info);
113extern int jedec_flash_match(flash_info_t *info, ulong base);
114#define CFI_CMDSET_AMD_LEGACY 0xFFF0
115#endif
116
Simon Glass0ee482522019-12-28 10:44:40 -0700117/**
118 * flash_perror() - Print a flash error
119 *
120 * @err: Error number of message to print (ERR_... as below)
121 */
122void flash_perror(int err);
123
wdenked247f42002-10-07 21:58:02 +0000124/*-----------------------------------------------------------------------
125 * return codes from flash_write():
126 */
127#define ERR_OK 0
Mario Six9dbaebc2018-01-26 14:43:52 +0100128#define ERR_TIMEOUT 1
wdenked247f42002-10-07 21:58:02 +0000129#define ERR_NOT_ERASED 2
130#define ERR_PROTECTED 4
131#define ERR_INVAL 8
132#define ERR_ALIGN 16
133#define ERR_UNKNOWN_FLASH_VENDOR 32
134#define ERR_UNKNOWN_FLASH_TYPE 64
135#define ERR_PROG_ERROR 128
Joe Hershbergerde15a062012-08-17 15:36:41 -0500136#define ERR_ABORTED 256
wdenked247f42002-10-07 21:58:02 +0000137
138/*-----------------------------------------------------------------------
139 * Protection Flags for flash_protect():
140 */
141#define FLAG_PROTECT_SET 0x01
142#define FLAG_PROTECT_CLEAR 0x02
Peter Pearsed4fc6012007-08-14 10:10:52 +0100143#define FLAG_PROTECT_INVALID 0x03
144/*-----------------------------------------------------------------------
145 * Set Environment according to label:
146 */
147#define FLAG_SETENV 0x80
wdenked247f42002-10-07 21:58:02 +0000148
149/*-----------------------------------------------------------------------
150 * Device IDs
151 */
152
Niklaus Giger3a7b2c22009-07-22 17:13:24 +0200153/* Manufacturers inside bank 0 have ids like 0x00xx00xx */
wdenk2abbe072003-06-16 23:50:08 +0000154#define AMD_MANUFACT 0x00010001 /* AMD manuf. ID in D23..D16, D7..D0 */
wdenked247f42002-10-07 21:58:02 +0000155#define FUJ_MANUFACT 0x00040004 /* FUJITSU manuf. ID in D23..D16, D7..D0 */
wdenk2abbe072003-06-16 23:50:08 +0000156#define ATM_MANUFACT 0x001F001F /* ATMEL */
157#define STM_MANUFACT 0x00200020 /* STM (Thomson) manuf. ID in D23.. -"- */
158#define SST_MANUFACT 0x00BF00BF /* SST manuf. ID in D23..D16, D7..D0 */
159#define MT_MANUFACT 0x00890089 /* MT manuf. ID in D23..D16, D7..D0 */
wdenked247f42002-10-07 21:58:02 +0000160#define INTEL_MANUFACT 0x00890089 /* INTEL manuf. ID in D23..D16, D7..D0 */
wdenk2abbe072003-06-16 23:50:08 +0000161#define INTEL_ALT_MANU 0x00B000B0 /* alternate INTEL namufacturer ID */
wdenked247f42002-10-07 21:58:02 +0000162#define MX_MANUFACT 0x00C200C2 /* MXIC manuf. ID in D23..D16, D7..D0 */
wdenk608c9142003-01-13 23:54:46 +0000163#define TOSH_MANUFACT 0x00980098 /* TOSHIBA manuf. ID in D23..D16, D7..D0 */
wdenk1eaeb582004-06-08 00:22:43 +0000164#define MT2_MANUFACT 0x002C002C /* alternate MICRON manufacturer ID*/
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200165#define EXCEL_MANUFACT 0x004A004A /* Excel Semiconductor */
Niklaus Giger3a7b2c22009-07-22 17:13:24 +0200166#define AMIC_MANUFACT 0x00370037 /* AMIC manuf. ID in D23..D16, D7..D0 */
167#define WINB_MANUFACT 0x00DA00DA /* Winbond manuf. ID in D23..D16, D7..D0 */
Dirk Eibachf3c89d92014-11-13 19:21:13 +0100168#define EON_ALT_MANU 0x001C001C /* EON manuf. ID in D23..D16, D7..D0 */
Niklaus Giger3a7b2c22009-07-22 17:13:24 +0200169
170/* Manufacturers inside bank 1 have ids like 0x01xx01xx */
171#define EON_MANUFACT 0x011C011C /* EON manuf. ID in D23..D16, D7..D0 */
172
173/* Manufacturers inside bank 2 have ids like 0x02xx02xx */
wdenked247f42002-10-07 21:58:02 +0000174
175 /* Micron Technologies (INTEL compat.) */
176#define MT_ID_28F400_T 0x44704470 /* 28F400B3 ID ( 4 M, top boot sector) */
wdenk2abbe072003-06-16 23:50:08 +0000177#define MT_ID_28F400_B 0x44714471 /* 28F400B3 ID ( 4 M, bottom boot sect) */
wdenked247f42002-10-07 21:58:02 +0000178
179#define AMD_ID_LV040B 0x4F /* 29LV040B ID */
180 /* 4 Mbit, 512K x 8, */
181 /* 8 64K x 8 uniform sectors */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200182#define AMD_ID_F033C 0xA3 /* 29LV033C ID */
183 /* 32 Mbit, 4Mbits x 8, */
184 /* 64 64K x 8 uniform sectors */
185#define AMD_ID_F065D 0x93 /* 29LV065D ID */
186 /* 64 Mbit, 8Mbits x 8, */
187 /* 126 64K x 8 uniform sectors */
188#define ATM_ID_LV040 0x13 /* 29LV040B ID */
189 /* 4 Mbit, 512K x 8, */
190 /* 8 64K x 8 uniform sectors */
wdenked247f42002-10-07 21:58:02 +0000191#define AMD_ID_F040B 0xA4 /* 29F040B ID */
192 /* 4 Mbit, 512K x 8, */
193 /* 8 64K x 8 uniform sectors */
wdenk2abbe072003-06-16 23:50:08 +0000194#define STM_ID_M29W040B 0xE3 /* M29W040B ID */
wdenked247f42002-10-07 21:58:02 +0000195 /* 4 Mbit, 512K x 8, */
196 /* 8 64K x 8 uniform sectors */
197#define AMD_ID_F080B 0xD5 /* 29F080 ID ( 1 M) */
wdenk5d232d02003-05-22 22:52:13 +0000198 /* 8 Mbit, 512K x 16, */
199 /* 8 64K x 16 uniform sectors */
wdenked247f42002-10-07 21:58:02 +0000200#define AMD_ID_F016D 0xAD /* 29F016 ID ( 2 M x 8) */
201#define AMD_ID_F032B 0x41 /* 29F032 ID ( 4 M x 8) */
202#define AMD_ID_LV116DT 0xC7 /* 29LV116DT ( 2 M x 8, top boot sect) */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200203#define AMD_ID_LV116DB 0x4C /* 29LV116DB ( 2 M x 8, bottom boot sect) */
wdenk7a8e9bed2003-05-31 18:35:21 +0000204#define AMD_ID_LV016B 0xc8 /* 29LV016 ID ( 2 M x 8) */
wdenked247f42002-10-07 21:58:02 +0000205
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200206#define AMD_ID_PL160CB 0x22452245 /* 29PL160CB ID (16 M, bottom boot sect */
wdenk4e5ca3e2003-12-08 01:34:36 +0000207
wdenked247f42002-10-07 21:58:02 +0000208#define AMD_ID_LV400T 0x22B922B9 /* 29LV400T ID ( 4 M, top boot sector) */
wdenk2abbe072003-06-16 23:50:08 +0000209#define AMD_ID_LV400B 0x22BA22BA /* 29LV400B ID ( 4 M, bottom boot sect) */
wdenked247f42002-10-07 21:58:02 +0000210
wdenkd1cbe852003-06-28 17:24:46 +0000211#define AMD_ID_LV033C 0xA3 /* 29LV033C ID ( 4 M x 8) */
212#define AMD_ID_LV065D 0x93 /* 29LV065D ID ( 8 M x 8) */
wdenked247f42002-10-07 21:58:02 +0000213
214#define AMD_ID_LV800T 0x22DA22DA /* 29LV800T ID ( 8 M, top boot sector) */
wdenk2abbe072003-06-16 23:50:08 +0000215#define AMD_ID_LV800B 0x225B225B /* 29LV800B ID ( 8 M, bottom boot sect) */
wdenked247f42002-10-07 21:58:02 +0000216
217#define AMD_ID_LV160T 0x22C422C4 /* 29LV160T ID (16 M, top boot sector) */
wdenk2abbe072003-06-16 23:50:08 +0000218#define AMD_ID_LV160B 0x22492249 /* 29LV160B ID (16 M, bottom boot sect) */
wdenked247f42002-10-07 21:58:02 +0000219
wdenk3bbc8992003-12-07 22:27:15 +0000220#define AMD_ID_DL163T 0x22282228 /* 29DL163T ID (16 M, top boot sector) */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200221#define AMD_ID_DL163B 0x222B222B /* 29DL163B ID (16 M, bottom boot sect) */
wdenk3bbc8992003-12-07 22:27:15 +0000222
wdenked247f42002-10-07 21:58:02 +0000223#define AMD_ID_LV320T 0x22F622F6 /* 29LV320T ID (32 M, top boot sector) */
wdenkefa329c2004-03-23 20:18:25 +0000224#define MX_ID_LV320T 0x22A722A7 /* 29LV320T by Macronix, AMD compatible */
wdenk2abbe072003-06-16 23:50:08 +0000225#define AMD_ID_LV320B 0x22F922F9 /* 29LV320B ID (32 M, bottom boot sect) */
wdenkefa329c2004-03-23 20:18:25 +0000226#define MX_ID_LV320B 0x22A822A8 /* 29LV320B by Macronix, AMD compatible */
wdenked247f42002-10-07 21:58:02 +0000227
228#define AMD_ID_DL322T 0x22552255 /* 29DL322T ID (32 M, top boot sector) */
wdenk2abbe072003-06-16 23:50:08 +0000229#define AMD_ID_DL322B 0x22562256 /* 29DL322B ID (32 M, bottom boot sect) */
wdenked247f42002-10-07 21:58:02 +0000230#define AMD_ID_DL323T 0x22502250 /* 29DL323T ID (32 M, top boot sector) */
wdenk2abbe072003-06-16 23:50:08 +0000231#define AMD_ID_DL323B 0x22532253 /* 29DL323B ID (32 M, bottom boot sect) */
wdenked247f42002-10-07 21:58:02 +0000232#define AMD_ID_DL324T 0x225C225C /* 29DL324T ID (32 M, top boot sector) */
233#define AMD_ID_DL324B 0x225F225F /* 29DL324B ID (32 M, bottom boot sect) */
234
235#define AMD_ID_DL640 0x227E227E /* 29DL640D ID (64 M, dual boot sectors)*/
wdenk2abbe072003-06-16 23:50:08 +0000236#define AMD_ID_MIRROR 0x227E227E /* 1st ID word for MirrorBit family */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200237#define AMD_ID_DL640G_2 0x22022202 /* 2nd ID word for AM29DL640G at 0x38 */
238#define AMD_ID_DL640G_3 0x22012201 /* 3rd ID word for AM29DL640G at 0x3c */
239#define AMD_ID_LV640U_2 0x220C220C /* 2nd ID word for AM29LV640M at 0x38 */
240#define AMD_ID_LV640U_3 0x22012201 /* 3rd ID word for AM29LV640M at 0x3c */
wdenkaa5590b2004-06-09 12:42:26 +0000241#define AMD_ID_LV640MT_2 0x22102210 /* 2nd ID word for AM29LV640MT at 0x38 */
242#define AMD_ID_LV640MT_3 0x22012201 /* 3rd ID word for AM29LV640MT at 0x3c */
243#define AMD_ID_LV640MB_2 0x22102210 /* 2nd ID word for AM29LV640MB at 0x38 */
244#define AMD_ID_LV640MB_3 0x22002200 /* 3rd ID word for AM29LV640MB at 0x3c */
245#define AMD_ID_LV128U_2 0x22122212 /* 2nd ID word for AM29LV128M at 0x38 */
246#define AMD_ID_LV128U_3 0x22002200 /* 3rd ID word for AM29LV128M at 0x3c */
247#define AMD_ID_LV256U_2 0x22122212 /* 2nd ID word for AM29LV256M at 0x38 */
248#define AMD_ID_LV256U_3 0x22012201 /* 3rd ID word for AM29LV256M at 0x3c */
wdenk9d5028c2004-11-21 00:06:33 +0000249#define AMD_ID_GL064M_2 0x22132213 /* 2nd ID word for S29GL064M-R6 */
250#define AMD_ID_GL064M_3 0x22012201 /* 3rd ID word for S29GL064M-R6 */
Wolfgang Denk45237bc2005-10-05 00:03:55 +0200251#define AMD_ID_GL064MT_2 0x22102210 /* 2nd ID word for S29GL064M-R3 (top boot sector) */
252#define AMD_ID_GL064MT_3 0x22012201 /* 3rd ID word for S29GL064M-R3 (top boot sector) */
Marian Balakowicz72997122006-10-03 20:28:38 +0200253#define AMD_ID_GL128N_2 0x22212221 /* 2nd ID word for S29GL128N */
254#define AMD_ID_GL128N_3 0x22012201 /* 3rd ID word for S29GL128N */
255
wdenkd4ca31c2004-01-02 14:00:00 +0000256
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200257#define AMD_ID_LV320B_2 0x221A221A /* 2d ID word for AM29LV320MB at 0x38 */
wdenkd4ca31c2004-01-02 14:00:00 +0000258#define AMD_ID_LV320B_3 0x22002200 /* 3d ID word for AM29LV320MB at 0x3c */
wdenk71f95112003-06-15 22:40:42 +0000259
wdenked247f42002-10-07 21:58:02 +0000260#define AMD_ID_LV640U 0x22D722D7 /* 29LV640U ID (64 M, uniform sectors) */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200261#define AMD_ID_LV650U 0x22D722D7 /* 29LV650U ID (64 M, uniform sectors) */
wdenked247f42002-10-07 21:58:02 +0000262
wdenk8b07a112004-07-10 21:45:47 +0000263#define ATM_ID_BV1614 0x000000C0 /* 49BV1614 ID */
wdenk2abbe072003-06-16 23:50:08 +0000264#define ATM_ID_BV1614A 0x000000C8 /* 49BV1614A ID */
wdenk8b07a112004-07-10 21:45:47 +0000265#define ATM_ID_BV6416 0x000000D6 /* 49BV6416 ID */
wdenkdc7c9a12003-03-26 06:55:25 +0000266
wdenk2abbe072003-06-16 23:50:08 +0000267#define FUJI_ID_29F800BA 0x22582258 /* MBM29F800BA ID (8M) */
268#define FUJI_ID_29F800TA 0x22D622D6 /* MBM29F800TA ID (8M) */
wdenkbf9e3b32004-02-12 00:47:09 +0000269#define FUJI_ID_29LV650UE 0x22d722d7 /* MBM29LV650UE/651UE ID (8M = 128 x 32kWord) */
wdenk56f94be2002-11-05 16:35:14 +0000270
wdenk2abbe072003-06-16 23:50:08 +0000271#define SST_ID_xF200A 0x27892789 /* 39xF200A ID ( 2M = 128K x 16 ) */
272#define SST_ID_xF400A 0x27802780 /* 39xF400A ID ( 4M = 256K x 16 ) */
273#define SST_ID_xF800A 0x27812781 /* 39xF800A ID ( 8M = 512K x 16 ) */
274#define SST_ID_xF160A 0x27822782 /* 39xF800A ID (16M = 1M x 16 ) */
stroese4d535b52004-12-16 18:01:48 +0000275#define SST_ID_xF1601 0x234B234B /* 39xF1601 ID (16M = 1M x 16 ) */
276#define SST_ID_xF1602 0x234A234A /* 39xF1602 ID (16M = 1M x 16 ) */
277#define SST_ID_xF3201 0x235B235B /* 39xF3201 ID (32M = 2M x 16 ) */
278#define SST_ID_xF3202 0x235A235A /* 39xF3202 ID (32M = 2M x 16 ) */
279#define SST_ID_xF6401 0x236B236B /* 39xF6401 ID (64M = 4M x 16 ) */
280#define SST_ID_xF6402 0x236A236A /* 39xF6402 ID (64M = 4M x 16 ) */
Wolfgang Denkba94a1b2006-05-30 15:56:48 +0200281#define SST_ID_xF020 0xBFD6BFD6 /* 39xF020 ID (256KB = 2Mbit x 8) */
wdenkd1cbe852003-06-28 17:24:46 +0000282#define SST_ID_xF040 0xBFD7BFD7 /* 39xF040 ID (512KB = 4Mbit x 8) */
wdenked247f42002-10-07 21:58:02 +0000283
wdenk2abbe072003-06-16 23:50:08 +0000284#define STM_ID_F040B 0xE2 /* M29F040B ID ( 4M = 512K x 8 ) */
wdenked247f42002-10-07 21:58:02 +0000285 /* 8 64K x 8 uniform sectors */
286
wdenk2abbe072003-06-16 23:50:08 +0000287#define STM_ID_x800AB 0x005B005B /* M29W800AB ID (8M = 512K x 16 ) */
288#define STM_ID_29W320DT 0x22CA22CA /* M29W320DT ID (32 M, top boot sector) */
289#define STM_ID_29W320DB 0x22CB22CB /* M29W320DB ID (32 M, bottom boot sect) */
Aubrey Li8e709bb2007-03-19 01:26:11 +0800290#define STM_ID_29W320ET 0x22562256 /* M29W320ET ID (32 M, top boot sector) */
291#define STM_ID_29W320EB 0x22572257 /* M29W320EB ID (32 M, bottom boot sect)*/
wdenked247f42002-10-07 21:58:02 +0000292#define STM_ID_29W040B 0x00E300E3 /* M29W040B ID (4M = 512K x 8) */
Wolfgang Denk0afe5192006-03-12 02:10:00 +0100293#define FLASH_PSD4256GV 0x00E9 /* PSD4256 Flash and CPLD combination */
wdenked247f42002-10-07 21:58:02 +0000294
295#define INTEL_ID_28F016S 0x66a066a0 /* 28F016S[VS] ID (16M = 512k x 16) */
296#define INTEL_ID_28F800B3T 0x88928892 /* 8M = 512K x 16 top boot sector */
297#define INTEL_ID_28F800B3B 0x88938893 /* 8M = 512K x 16 bottom boot sector */
298#define INTEL_ID_28F160B3T 0x88908890 /* 16M = 1M x 16 top boot sector */
299#define INTEL_ID_28F160B3B 0x88918891 /* 16M = 1M x 16 bottom boot sector */
300#define INTEL_ID_28F320B3T 0x88968896 /* 32M = 2M x 16 top boot sector */
301#define INTEL_ID_28F320B3B 0x88978897 /* 32M = 2M x 16 bottom boot sector */
302#define INTEL_ID_28F640B3T 0x88988898 /* 64M = 4M x 16 top boot sector */
303#define INTEL_ID_28F640B3B 0x88998899 /* 64M = 4M x 16 bottom boot sector */
304#define INTEL_ID_28F160F3B 0x88F488F4 /* 16M = 1M x 16 bottom boot sector */
305
306#define INTEL_ID_28F800C3T 0x88C088C0 /* 8M = 512K x 16 top boot sector */
307#define INTEL_ID_28F800C3B 0x88C188C1 /* 8M = 512K x 16 bottom boot sector */
308#define INTEL_ID_28F160C3T 0x88C288C2 /* 16M = 1M x 16 top boot sector */
309#define INTEL_ID_28F160C3B 0x88C388C3 /* 16M = 1M x 16 bottom boot sector */
310#define INTEL_ID_28F320C3T 0x88C488C4 /* 32M = 2M x 16 top boot sector */
311#define INTEL_ID_28F320C3B 0x88C588C5 /* 32M = 2M x 16 bottom boot sector */
312#define INTEL_ID_28F640C3T 0x88CC88CC /* 64M = 4M x 16 top boot sector */
313#define INTEL_ID_28F640C3B 0x88CD88CD /* 64M = 4M x 16 bottom boot sector */
314
wdenkf6e20fc2004-02-08 19:38:38 +0000315#define INTEL_ID_28F128J3 0x89188918 /* 16M = 8M x 16 x 128 */
wdenk6dd652f2003-06-19 23:40:20 +0000316#define INTEL_ID_28F320J5 0x00140014 /* 32M = 128K x 32 */
317#define INTEL_ID_28F640J5 0x00150015 /* 64M = 128K x 64 */
318#define INTEL_ID_28F320J3A 0x00160016 /* 32M = 128K x 32 */
319#define INTEL_ID_28F640J3A 0x00170017 /* 64M = 128K x 64 */
320#define INTEL_ID_28F128J3A 0x00180018 /* 128M = 128K x 128 */
Wolfgang Denk97c8d0b2005-12-22 01:50:50 +0100321#define INTEL_ID_28F256J3A 0x001D001D /* 256M = 128K x 256 */
wdenk6f213472003-08-29 22:00:43 +0000322#define INTEL_ID_28F256L18T 0x880D880D /* 256M = 128K x 255 + 32k x 4 */
wdenkb54d32b2004-06-10 21:34:36 +0000323#define INTEL_ID_28F64K3 0x88018801 /* 64M = 32K x 255 + 32k x 4 */
324#define INTEL_ID_28F128K3 0x88028802 /* 128M = 64K x 255 + 32k x 4 */
325#define INTEL_ID_28F256K3 0x88038803 /* 256M = 128K x 255 + 32k x 4 */
Stefan Roese79b4cda2006-02-28 15:29:58 +0100326#define INTEL_ID_28F64P30T 0x88178817 /* 64M = 32K x 255 + 32k x 4 */
327#define INTEL_ID_28F64P30B 0x881A881A /* 64M = 32K x 255 + 32k x 4 */
328#define INTEL_ID_28F128P30T 0x88188818 /* 128M = 64K x 255 + 32k x 4 */
329#define INTEL_ID_28F128P30B 0x881B881B /* 128M = 64K x 255 + 32k x 4 */
330#define INTEL_ID_28F256P30T 0x88198819 /* 256M = 128K x 255 + 32k x 4 */
331#define INTEL_ID_28F256P30B 0x881C881C /* 256M = 128K x 255 + 32k x 4 */
wdenked247f42002-10-07 21:58:02 +0000332
333#define INTEL_ID_28F160S3 0x00D000D0 /* 16M = 512K x 32 (64kB x 32) */
334#define INTEL_ID_28F320S3 0x00D400D4 /* 32M = 512K x 64 (64kB x 64) */
335
336/* Note that the Sharp 28F016SC is compatible with the Intel E28F016SC */
337#define SHARP_ID_28F016SCL 0xAAAAAAAA /* LH28F016SCT-L95 2Mx8, 32 64k blocks */
338#define SHARP_ID_28F016SCZ 0xA0A0A0A0 /* LH28F016SCT-Z4 2Mx8, 32 64k blocks */
339#define SHARP_ID_28F008SC 0xA6A6A6A6 /* LH28F008SCT-L12 1Mx8, 16 64k blocks */
340 /* LH28F008SCR-L85 1Mx8, 16 64k blocks */
341
wdenk2abbe072003-06-16 23:50:08 +0000342#define TOSH_ID_FVT160 0xC2 /* TC58FVT160 ID (16 M, top ) */
343#define TOSH_ID_FVB160 0x43 /* TC58FVT160 ID (16 M, bottom ) */
Holger Brunck81316a92012-08-09 10:22:41 +0200344#define NUMONYX_256MBIT 0x8922 /* Numonyx P33/30 256MBit 65nm */
wdenk608c9142003-01-13 23:54:46 +0000345
wdenked247f42002-10-07 21:58:02 +0000346/*-----------------------------------------------------------------------
347 * Internal FLASH identification codes
348 *
349 * Be careful when adding new type! Odd numbers are "bottom boot sector" types!
350 */
351
wdenk2abbe072003-06-16 23:50:08 +0000352#define FLASH_AM040 0x0001 /* AMD Am29F040B, Am29LV040B */
353 /* Bright Micro BM29F040 */
354 /* Fujitsu MBM29F040A */
355 /* STM M29W040B */
356 /* SGS Thomson M29F040B */
357 /* 8 64K x 8 uniform sectors */
wdenked247f42002-10-07 21:58:02 +0000358#define FLASH_AM400T 0x0002 /* AMD AM29LV400 */
359#define FLASH_AM400B 0x0003
360#define FLASH_AM800T 0x0004 /* AMD AM29LV800 */
361#define FLASH_AM800B 0x0005
362#define FLASH_AM116DT 0x0026 /* AMD AM29LV116DT (2Mx8bit) */
wdenk138ff602004-12-16 15:52:40 +0000363#define FLASH_AM116DB 0x0027 /* AMD AM29LV116DB (2Mx8bit) */
wdenked247f42002-10-07 21:58:02 +0000364#define FLASH_AM160T 0x0006 /* AMD AM29LV160 */
wdenk2abbe072003-06-16 23:50:08 +0000365#define FLASH_AM160LV 0x0046 /* AMD29LV160DB (2M = 2Mx8bit ) */
wdenked247f42002-10-07 21:58:02 +0000366#define FLASH_AM160B 0x0007
367#define FLASH_AM320T 0x0008 /* AMD AM29LV320 */
368#define FLASH_AM320B 0x0009
369
wdenk2abbe072003-06-16 23:50:08 +0000370#define FLASH_AM080 0x000A /* AMD Am29F080B */
371 /* 16 64K x 8 uniform sectors */
wdenk5d232d02003-05-22 22:52:13 +0000372
wdenked247f42002-10-07 21:58:02 +0000373#define FLASH_AMDL322T 0x0010 /* AMD AM29DL322 */
374#define FLASH_AMDL322B 0x0011
375#define FLASH_AMDL323T 0x0012 /* AMD AM29DL323 */
376#define FLASH_AMDL323B 0x0013
377#define FLASH_AMDL324T 0x0014 /* AMD AM29DL324 */
378#define FLASH_AMDL324B 0x0015
379
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200380#define FLASH_AMDLV033C 0x0018
381#define FLASH_AMDLV065D 0x001A
wdenkd1cbe852003-06-28 17:24:46 +0000382
wdenked247f42002-10-07 21:58:02 +0000383#define FLASH_AMDL640 0x0016 /* AMD AM29DL640D */
384#define FLASH_AMD016 0x0018 /* AMD AM29F016D */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200385#define FLASH_AMDL640MB 0x0019 /* AMD AM29LV640MB (64M, bottom boot sect)*/
386#define FLASH_AMDL640MT 0x001A /* AMD AM29LV640MT (64M, top boot sect) */
wdenked247f42002-10-07 21:58:02 +0000387
388#define FLASH_SST200A 0x0040 /* SST 39xF200A ID ( 2M = 128K x 16 ) */
389#define FLASH_SST400A 0x0042 /* SST 39xF400A ID ( 4M = 256K x 16 ) */
390#define FLASH_SST800A 0x0044 /* SST 39xF800A ID ( 8M = 512K x 16 ) */
391#define FLASH_SST160A 0x0046 /* SST 39xF160A ID ( 16M = 1M x 16 ) */
stroese4d535b52004-12-16 18:01:48 +0000392#define FLASH_SST320 0x0048 /* SST 39xF160A ID ( 16M = 1M x 16 ) */
393#define FLASH_SST640 0x004A /* SST 39xF160A ID ( 16M = 1M x 16 ) */
Wolfgang Denkba94a1b2006-05-30 15:56:48 +0200394#define FLASH_SST020 0x0024 /* SST 39xF020 ID (256KB = 2Mbit x 8 ) */
wdenkd1cbe852003-06-28 17:24:46 +0000395#define FLASH_SST040 0x000E /* SST 39xF040 ID (512KB = 4Mbit x 8 ) */
wdenked247f42002-10-07 21:58:02 +0000396
397#define FLASH_STM800AB 0x0051 /* STM M29WF800AB ( 8M = 512K x 16 ) */
wdenk2abbe072003-06-16 23:50:08 +0000398#define FLASH_STMW320DT 0x0052 /* STM M29W320DT (32 M, top boot sector) */
399#define FLASH_STMW320DB 0x0053 /* STM M29W320DB (32 M, bottom boot sect)*/
wdenked247f42002-10-07 21:58:02 +0000400#define FLASH_STM320DB 0x00CB /* STM M29W320DB (4M = 64K x 64, bottom)*/
401#define FLASH_STM800DT 0x00D7 /* STM M29W800DT (1M = 64K x 16, top) */
402#define FLASH_STM800DB 0x005B /* STM M29W800DB (1M = 64K x 16, bottom)*/
403
Purna Chandra Mandal30fd42c2016-03-18 18:36:07 +0530404#define FLASH_MCHP100T 0x0060 /* MCHP internal (1M = 64K x 16) */
405#define FLASH_MCHP100B 0x0061 /* MCHP internal (1M = 64K x 16) */
406
wdenked247f42002-10-07 21:58:02 +0000407#define FLASH_28F400_T 0x0062 /* MT 28F400B3 ID ( 4M = 256K x 16 ) */
408#define FLASH_28F400_B 0x0063 /* MT 28F400B3 ID ( 4M = 256K x 16 ) */
409
410#define FLASH_INTEL800T 0x0074 /* INTEL 28F800B3T ( 8M = 512K x 16 ) */
411#define FLASH_INTEL800B 0x0075 /* INTEL 28F800B3B ( 8M = 512K x 16 ) */
412#define FLASH_INTEL160T 0x0076 /* INTEL 28F160B3T ( 16M = 1 M x 16 ) */
413#define FLASH_INTEL160B 0x0077 /* INTEL 28F160B3B ( 16M = 1 M x 16 ) */
414#define FLASH_INTEL320T 0x0078 /* INTEL 28F320B3T ( 32M = 2 M x 16 ) */
415#define FLASH_INTEL320B 0x0079 /* INTEL 28F320B3B ( 32M = 2 M x 16 ) */
416#define FLASH_INTEL640T 0x007A /* INTEL 28F320B3T ( 64M = 4 M x 16 ) */
417#define FLASH_INTEL640B 0x007B /* INTEL 28F320B3B ( 64M = 4 M x 16 ) */
418
wdenked247f42002-10-07 21:58:02 +0000419#define FLASH_28F008S5 0x0080 /* Intel 28F008S5 ( 1M = 64K x 16 ) */
420#define FLASH_28F016SV 0x0081 /* Intel 28F016SV ( 16M = 512k x 32 ) */
421#define FLASH_28F800_B 0x0083 /* Intel E28F800B ( 1M = ? ) */
wdenk2abbe072003-06-16 23:50:08 +0000422#define FLASH_AM29F800B 0x0084 /* AMD Am29F800BB ( 1M = ? ) */
wdenked247f42002-10-07 21:58:02 +0000423#define FLASH_28F320J5 0x0085 /* Intel 28F320J5 ( 4M = 128K x 32 ) */
424#define FLASH_28F160S3 0x0086 /* Intel 28F160S3 ( 16M = 512K x 32 ) */
425#define FLASH_28F320S3 0x0088 /* Intel 28F320S3 ( 32M = 512K x 64 ) */
426#define FLASH_AM640U 0x0090 /* AMD Am29LV640U ( 64M = 4M x 16 ) */
427#define FLASH_AM033C 0x0091 /* AMD AM29LV033 ( 32M = 4M x 8 ) */
wdenk2abbe072003-06-16 23:50:08 +0000428#define FLASH_LH28F016SCT 0x0092 /* Sharp 28F016SCT ( 8 Meg Flash SIMM ) */
429#define FLASH_28F160F3B 0x0093 /* Intel 28F160F3B ( 16M = 1M x 16 ) */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200430#define FLASH_AM065D 0x0093
wdenked247f42002-10-07 21:58:02 +0000431
wdenk2abbe072003-06-16 23:50:08 +0000432#define FLASH_28F640J5 0x0099 /* INTEL 28F640J5 ( 64M = 128K x 64) */
wdenked247f42002-10-07 21:58:02 +0000433
wdenk2abbe072003-06-16 23:50:08 +0000434#define FLASH_28F800C3T 0x009A /* Intel 28F800C3T ( 8M = 512K x 16 ) */
435#define FLASH_28F800C3B 0x009B /* Intel 28F800C3B ( 8M = 512K x 16 ) */
436#define FLASH_28F160C3T 0x009C /* Intel 28F160C3T ( 16M = 1M x 16 ) */
437#define FLASH_28F160C3B 0x009D /* Intel 28F160C3B ( 16M = 1M x 16 ) */
438#define FLASH_28F320C3T 0x009E /* Intel 28F320C3T ( 32M = 2M x 16 ) */
439#define FLASH_28F320C3B 0x009F /* Intel 28F320C3B ( 32M = 2M x 16 ) */
440#define FLASH_28F640C3T 0x00A0 /* Intel 28F640C3T ( 64M = 4M x 16 ) */
441#define FLASH_28F640C3B 0x00A1 /* Intel 28F640C3B ( 64M = 4M x 16 ) */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200442#define FLASH_AMLV320U 0x00A2 /* AMD 29LV320M ( 32M = 2M x 16 ) */
443
444#define FLASH_AM033 0x00A3 /* AMD AmL033C90V1 (32M = 4M x 8) */
445#define FLASH_AM065 0x0093 /* AMD AmL065DU12RI (64M = 8M x 8) */
446#define FLASH_AT040 0x00A5 /* Amtel AT49LV040 (4M = 512K x 8) */
447
448#define FLASH_AMLV640U 0x00A4 /* AMD 29LV640M ( 64M = 4M x 16 ) */
wdenkf12e5682003-07-07 20:07:54 +0000449#define FLASH_AMLV128U 0x00A6 /* AMD 29LV128M ( 128M = 8M x 16 ) */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200450#define FLASH_AMLV320B 0x00A7 /* AMD 29LV320MB ( 32M = 2M x 16 ) */
wdenkd4ca31c2004-01-02 14:00:00 +0000451#define FLASH_AMLV320T 0x00A8 /* AMD 29LV320MT ( 32M = 2M x 16 ) */
wdenk4d13cba2004-03-14 14:09:05 +0000452#define FLASH_AMLV256U 0x00AA /* AMD 29LV256M ( 256M = 16M x 16 ) */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200453#define FLASH_MXLV320B 0x00AB /* MX 29LV320MB ( 32M = 2M x 16 ) */
wdenkefa329c2004-03-23 20:18:25 +0000454#define FLASH_MXLV320T 0x00AC /* MX 29LV320MT ( 32M = 2M x 16 ) */
wdenkb54d32b2004-06-10 21:34:36 +0000455#define FLASH_28F256L18T 0x00B0 /* Intel 28F256L18T 256M = 128K x 255 + 32k x 4 */
wdenkd4ca31c2004-01-02 14:00:00 +0000456#define FLASH_AMDL163T 0x00B2 /* AMD AM29DL163T (2M x 16 ) */
457#define FLASH_AMDL163B 0x00B3
wdenkb54d32b2004-06-10 21:34:36 +0000458#define FLASH_28F64K3 0x00B4 /* Intel 28F64K3 ( 64M) */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200459#define FLASH_28F128K3 0x00B6 /* Intel 28F128K3 ( 128M = 8M x 16 ) */
460#define FLASH_28F256K3 0x00B8 /* Intel 28F256K3 ( 256M = 16M x 16 ) */
wdenked247f42002-10-07 21:58:02 +0000461
wdenkb54d32b2004-06-10 21:34:36 +0000462#define FLASH_28F320J3A 0x00C0 /* INTEL 28F320J3A ( 32M = 128K x 32) */
463#define FLASH_28F640J3A 0x00C2 /* INTEL 28F640J3A ( 64M = 128K x 64) */
464#define FLASH_28F128J3A 0x00C4 /* INTEL 28F128J3A (128M = 128K x 128) */
Wolfgang Denk97c8d0b2005-12-22 01:50:50 +0100465#define FLASH_28F256J3A 0x00C6 /* INTEL 28F256J3A (256M = 128K x 256) */
wdenkbf9e3b32004-02-12 00:47:09 +0000466
wdenkb54d32b2004-06-10 21:34:36 +0000467#define FLASH_FUJLV650 0x00D0 /* Fujitsu MBM 29LV650UE/651UE */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200468#define FLASH_MT28S4M16LC 0x00E1 /* Micron MT28S4M16LC */
wdenk9d5028c2004-11-21 00:06:33 +0000469#define FLASH_S29GL064M 0x00F0 /* Spansion S29GL064M-R6 */
Marian Balakowicz72997122006-10-03 20:28:38 +0200470#define FLASH_S29GL128N 0x00F1 /* Spansion S29GL128N */
wdenkb54d32b2004-06-10 21:34:36 +0000471
Vikas Manocha9ecb0c42016-03-09 15:18:13 -0800472#define FLASH_STM32 0x00F2 /* STM32 Embedded Flash */
rev13@wp.pleaaa4f72015-03-01 12:44:40 +0100473
wdenked247f42002-10-07 21:58:02 +0000474#define FLASH_UNKNOWN 0xFFFF /* unknown flash type */
475
476
477/* manufacturer offsets
478 */
479#define FLASH_MAN_AMD 0x00000000 /* AMD */
480#define FLASH_MAN_FUJ 0x00010000 /* Fujitsu */
481#define FLASH_MAN_BM 0x00020000 /* Bright Microelectronics */
482#define FLASH_MAN_MX 0x00030000 /* MXIC */
483#define FLASH_MAN_STM 0x00040000
wdenk2abbe072003-06-16 23:50:08 +0000484#define FLASH_MAN_TOSH 0x00050000 /* Toshiba */
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200485#define FLASH_MAN_EXCEL 0x00060000 /* Excel Semiconductor */
wdenked247f42002-10-07 21:58:02 +0000486#define FLASH_MAN_SST 0x00100000
wdenk2abbe072003-06-16 23:50:08 +0000487#define FLASH_MAN_INTEL 0x00300000
wdenked247f42002-10-07 21:58:02 +0000488#define FLASH_MAN_MT 0x00400000
wdenk2abbe072003-06-16 23:50:08 +0000489#define FLASH_MAN_SHARP 0x00500000
Wolfgang Denk8e6f1a82005-09-25 18:59:36 +0200490#define FLASH_MAN_ATM 0x00600000
Stefan Roese260421a2006-11-13 13:55:24 +0100491#define FLASH_MAN_CFI 0x01000000
Purna Chandra Mandal30fd42c2016-03-18 18:36:07 +0530492#define FLASH_MAN_MCHP 0x02000000 /* Microchip Technology */
wdenked247f42002-10-07 21:58:02 +0000493
wdenk2abbe072003-06-16 23:50:08 +0000494#define FLASH_TYPEMASK 0x0000FFFF /* extract FLASH type information */
wdenked247f42002-10-07 21:58:02 +0000495#define FLASH_VENDMASK 0xFFFF0000 /* extract FLASH vendor information */
496
497#define FLASH_AMD_COMP 0x000FFFFF /* Up to this ID, FLASH is compatible */
498 /* with AMD, Fujitsu and SST */
499 /* (JEDEC standard commands ?) */
500
501#define FLASH_BTYPE 0x0001 /* mask for bottom boot sector type */
502
503/*-----------------------------------------------------------------------
504 * Timeout constants:
505 *
506 * We can't find any specifications for maximum chip erase times,
507 * so these values are guestimates.
508 */
509#define FLASH_ERASE_TIMEOUT 120000 /* timeout for erasing in ms */
510#define FLASH_WRITE_TIMEOUT 500 /* timeout for writes in ms */
511
wdenked247f42002-10-07 21:58:02 +0000512#endif /* _FLASH_H_ */