blob: 218f57ed389f26c3fb165684ed156adacd0db59d [file] [log] [blame]
Mike Frysinger9171fc82008-03-30 15:46:13 -04001/*
2 * U-boot - cpu.c CPU specific functions
3 *
4 * Copyright (c) 2005-2008 Analog Devices Inc.
5 *
6 * (C) Copyright 2000-2004
7 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
8 *
9 * Licensed under the GPL-2 or later.
10 */
11
12#include <common.h>
13#include <command.h>
14#include <asm/blackfin.h>
15#include <asm/cplb.h>
16#include <asm/mach-common/bits/core.h>
Mike Frysingerb1e94352008-10-11 21:44:00 -040017#include <asm/mach-common/bits/ebiu.h>
Mike Frysinger9171fc82008-03-30 15:46:13 -040018#include <asm/mach-common/bits/trace.h>
Sonic Zhang9d803fc2013-04-07 19:04:14 +080019#include <asm/serial.h>
Mike Frysinger9171fc82008-03-30 15:46:13 -040020
21#include "cpu.h"
Mike Frysinger4150cec2011-05-30 13:47:38 -040022#include "initcode.h"
Mike Frysinger9171fc82008-03-30 15:46:13 -040023
Mike Frysingerb1e94352008-10-11 21:44:00 -040024ulong bfin_poweron_retx;
25
Sonic Zhangf4d80382013-02-05 18:57:49 +080026#if defined(CONFIG_CORE1_RUN) && defined(COREB_L1_CODE_START)
27void bfin_core1_start(void)
28{
29#ifdef BF561_FAMILY
30 /* Enable core 1 */
31 bfin_write_SYSCR(bfin_read_SYSCR() & ~0x0020);
32#else
33 /* Enable core 1 */
34 bfin_write32(RCU0_SVECT1, COREB_L1_CODE_START);
35 bfin_write32(RCU0_CRCTL, 0);
36
37 bfin_write32(RCU0_CRCTL, 0x2);
38
39 /* Check if core 1 starts */
40 while (!(bfin_read32(RCU0_CRSTAT) & 0x2))
41 continue;
42
43 bfin_write32(RCU0_CRCTL, 0);
44
45 /* flag to notify cces core 1 application */
46 bfin_write32(SDU0_MSG_SET, (1 << 19));
47#endif
48}
49#endif
50
51__attribute__ ((__noreturn__))
Mike Frysinger9171fc82008-03-30 15:46:13 -040052void cpu_init_f(ulong bootflag, ulong loaded_from_ldr)
53{
Mike Frysinger02778f22009-04-24 23:39:41 -040054#ifndef CONFIG_BFIN_BOOTROM_USES_EVT1
55 /* Build a NOP slide over the LDR jump block. Whee! */
56 char nops[0xC];
57 serial_early_puts("NOP Slide\n");
58 memset(nops, 0x00, sizeof(nops));
Mike Frysingerb1e2c552009-11-03 06:11:31 -050059 memcpy((void *)L1_INST_SRAM, nops, sizeof(nops));
Mike Frysinger02778f22009-04-24 23:39:41 -040060#endif
61
Mike Frysinger9171fc82008-03-30 15:46:13 -040062 if (!loaded_from_ldr) {
63 /* Relocate sections into L1 if the LDR didn't do it -- don't
64 * check length because the linker script does the size
65 * checking at build time.
66 */
67 serial_early_puts("L1 Relocate\n");
Mike Frysingerb1e2c552009-11-03 06:11:31 -050068 extern char _stext_l1[], _text_l1_lma[], _text_l1_len[];
69 memcpy(&_stext_l1, &_text_l1_lma, (unsigned long)_text_l1_len);
70 extern char _sdata_l1[], _data_l1_lma[], _data_l1_len[];
71 memcpy(&_sdata_l1, &_data_l1_lma, (unsigned long)_data_l1_len);
Mike Frysinger9171fc82008-03-30 15:46:13 -040072 }
Mike Frysinger4150cec2011-05-30 13:47:38 -040073
74 /*
75 * Make sure our async settings are committed. Some bootroms
76 * (like the BF537) will reset some registers on us after it
77 * has finished loading the LDR. Or if we're booting over
78 * JTAG, the initcode never got a chance to run. Or if we
79 * aren't booting from parallel flash, the initcode skipped
80 * this step completely.
Mike Frysinger9171fc82008-03-30 15:46:13 -040081 */
Mike Frysinger4150cec2011-05-30 13:47:38 -040082 program_async_controller(NULL);
Mike Frysinger9171fc82008-03-30 15:46:13 -040083
Mike Frysingerb1e94352008-10-11 21:44:00 -040084 /* Save RETX so we can pass it while booting Linux */
85 bfin_poweron_retx = bootflag;
86
Mike Frysinger9171fc82008-03-30 15:46:13 -040087#ifdef CONFIG_DEBUG_DUMP
88 /* Turn on hardware trace buffer */
89 bfin_write_TBUFCTL(TBUFPWR | TBUFEN);
90#endif
91
92#ifndef CONFIG_PANIC_HANG
93 /* Reset upon a double exception rather than just hanging.
94 * Do not do bfin_read on SWRST as that will reset status bits.
95 */
Sonic Zhanga2979dc2012-08-16 11:56:14 +080096# ifdef SWRST
Mike Frysinger9171fc82008-03-30 15:46:13 -040097 bfin_write_SWRST(DOUBLE_FAULT);
Sonic Zhanga2979dc2012-08-16 11:56:14 +080098# endif
Mike Frysinger9171fc82008-03-30 15:46:13 -040099#endif
100
Sonic Zhangf4d80382013-02-05 18:57:49 +0800101#if defined(CONFIG_CORE1_RUN) && defined(COREB_L1_CODE_START)
102 bfin_core1_start();
103#endif
104
Mike Frysinger9171fc82008-03-30 15:46:13 -0400105 serial_early_puts("Board init flash\n");
106 board_init_f(bootflag);
107}
108
109int exception_init(void)
110{
111 bfin_write_EVT3(trap);
112 return 0;
113}
114
115int irq_init(void)
116{
117#ifdef SIC_IMASK0
118 bfin_write_SIC_IMASK0(0);
119 bfin_write_SIC_IMASK1(0);
120# ifdef SIC_IMASK2
121 bfin_write_SIC_IMASK2(0);
122# endif
123#elif defined(SICA_IMASK0)
124 bfin_write_SICA_IMASK0(0);
125 bfin_write_SICA_IMASK1(0);
Sonic Zhanga2979dc2012-08-16 11:56:14 +0800126#elif defined(SIC_IMASK)
Mike Frysinger9171fc82008-03-30 15:46:13 -0400127 bfin_write_SIC_IMASK(0);
128#endif
Mike Frysingerce53fc62010-05-05 02:07:44 -0400129 /* Set up a dummy NMI handler if needed. */
130 if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_BYPASS || ANOMALY_05000219)
131 bfin_write_EVT2(evt_nmi); /* NMI */
Mike Frysinger9171fc82008-03-30 15:46:13 -0400132 bfin_write_EVT5(evt_default); /* hardware error */
133 bfin_write_EVT6(evt_default); /* core timer */
134 bfin_write_EVT7(evt_default);
135 bfin_write_EVT8(evt_default);
136 bfin_write_EVT9(evt_default);
137 bfin_write_EVT10(evt_default);
138 bfin_write_EVT11(evt_default);
139 bfin_write_EVT12(evt_default);
140 bfin_write_EVT13(evt_default);
141 bfin_write_EVT14(evt_default);
142 bfin_write_EVT15(evt_default);
143 bfin_write_ILAT(0);
144 CSYNC();
Mike Frysingere4337962008-08-07 15:16:56 -0400145 /* enable hardware error irq */
146 irq_flags = 0x3f;
Mike Frysinger9171fc82008-03-30 15:46:13 -0400147 local_irq_enable();
Mike Frysinger9171fc82008-03-30 15:46:13 -0400148 return 0;
149}