blob: 195925ac5cfd127158199520d8fcbbea5af02e72 [file] [log] [blame]
wdenk12f34242003-09-02 22:48:03 +00001/*
wdenk414eec32005-04-02 22:37:54 +00002 * (C) Copyright 2003-2005
3 * Wolfgang Denk, DENX Software Engineering, <wd@denx.de>
4 *
wdenkfbe4b5c2003-10-06 21:55:32 +00005 * (C) Copyright 2003
6 * DAVE Srl
wdenk12f34242003-09-02 22:48:03 +00007 *
wdenkfbe4b5c2003-10-06 21:55:32 +00008 * http://www.dave-tech.it
9 * http://www.wawnet.biz
10 * mailto:info@wawnet.biz
11 *
12 * Credits: Stefan Roese, Wolfgang Denk
wdenk12f34242003-09-02 22:48:03 +000013 *
14 * This program is free software; you can redistribute it and/or
15 * modify it under the terms of the GNU General Public License as
16 * published by the Free Software Foundation; either version 2 of
17 * the License, or (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, write to the Free Software
26 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27 * MA 02111-1307 USA
28 */
29
30/*
31 * board/config.h - configuration options, board specific
32 */
33
34#ifndef __CONFIG_H
35#define __CONFIG_H
36
wdenk42d1f032003-10-15 23:53:47 +000037#define CONFIG_PPCHAMELEON_MODULE_BA 0 /* Basic Model */
wdenkfbe4b5c2003-10-06 21:55:32 +000038#define CONFIG_PPCHAMELEON_MODULE_ME 1 /* Medium Model */
39#define CONFIG_PPCHAMELEON_MODULE_HI 2 /* High-End Model */
wdenkc837dcb2004-01-20 23:12:12 +000040#ifndef CONFIG_PPCHAMELEON_MODULE_MODEL
41#define CONFIG_PPCHAMELEON_MODULE_MODEL CONFIG_PPCHAMELEON_MODULE_BA
wdenkfbe4b5c2003-10-06 21:55:32 +000042#endif
43
wdenke55ca7e2004-07-01 21:40:08 +000044
45/* Only one of the following two symbols must be defined (default is 25 MHz)
46 * CONFIG_PPCHAMELEON_CLK_25
47 * CONFIG_PPCHAMELEON_CLK_33
48 */
wdenk281e00a2004-08-01 22:48:16 +000049#if (!defined(CONFIG_PPCHAMELEON_CLK_25) && !defined(CONFIG_PPCHAMELEON_CLK_33))
Wolfgang Denk0f18cb62005-07-31 00:30:09 +020050#define CONFIG_PPCHAMELEON_CLK_25
wdenk281e00a2004-08-01 22:48:16 +000051#endif
wdenke55ca7e2004-07-01 21:40:08 +000052
53#if (defined(CONFIG_PPCHAMELEON_CLK_25) && defined(CONFIG_PPCHAMELEON_CLK_33))
54#error "* Two external frequencies (SysClk) are defined! *"
55#endif
56
57#undef CONFIG_PPCHAMELEON_SMI712
58
wdenk12f34242003-09-02 22:48:03 +000059/*
60 * Debug stuff
61 */
wdenkc837dcb2004-01-20 23:12:12 +000062#undef __DEBUG_START_FROM_SRAM__
wdenk12f34242003-09-02 22:48:03 +000063#define __DISABLE_MACHINE_EXCEPTION__
64
65#ifdef __DEBUG_START_FROM_SRAM__
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020066#define CONFIG_SYS_DUMMY_FLASH_SIZE 1024*1024*4
wdenk12f34242003-09-02 22:48:03 +000067#endif
68
69/*
70 * High Level Configuration Options
71 * (easy to change)
72 */
73
74#define CONFIG_405EP 1 /* This is a PPC405 CPU */
wdenkc837dcb2004-01-20 23:12:12 +000075#define CONFIG_4xx 1 /* ...member of PPC4xx family */
76#define CONFIG_PPCHAMELEONEVB 1 /* ...on a PPChameleonEVB board */
wdenk12f34242003-09-02 22:48:03 +000077
Wolfgang Denk2ae18242010-10-06 09:05:45 +020078#define CONFIG_SYS_TEXT_BASE 0xFFFB0000 /* Reserve 320 kB for Monitor */
Wolfgang Denkaa72d8b2010-11-21 17:04:17 +010079#define CONFIG_SYS_LDSCRIPT "board/dave/PPChameleonEVB/u-boot.lds"
Wolfgang Denk2ae18242010-10-06 09:05:45 +020080
wdenkc837dcb2004-01-20 23:12:12 +000081#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
82#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
wdenk12f34242003-09-02 22:48:03 +000083
wdenke55ca7e2004-07-01 21:40:08 +000084
85#ifdef CONFIG_PPCHAMELEON_CLK_25
wdenk281e00a2004-08-01 22:48:16 +000086# define CONFIG_SYS_CLK_FREQ 25000000 /* external frequency to pll */
wdenke55ca7e2004-07-01 21:40:08 +000087#elif (defined (CONFIG_PPCHAMELEON_CLK_33))
wdenk281e00a2004-08-01 22:48:16 +000088# define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */
wdenke55ca7e2004-07-01 21:40:08 +000089#else
wdenk281e00a2004-08-01 22:48:16 +000090# error "* External frequency (SysClk) not defined! *"
wdenke55ca7e2004-07-01 21:40:08 +000091#endif
wdenk12f34242003-09-02 22:48:03 +000092
wdenk12f34242003-09-02 22:48:03 +000093#define CONFIG_BAUDRATE 115200
wdenk4d816772003-09-03 14:03:26 +000094#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
wdenk12f34242003-09-02 22:48:03 +000095
wdenk12f34242003-09-02 22:48:03 +000096#undef CONFIG_BOOTARGS
wdenk12f34242003-09-02 22:48:03 +000097
wdenk200f8c72003-09-13 19:13:29 +000098/* Ethernet stuff */
99#define CONFIG_ENV_OVERWRITE /* Let the user to change the Ethernet MAC addresses */
100#define CONFIG_ETHADDR 00:50:c2:1e:af:fe
wdenke2ffd592004-12-31 09:32:47 +0000101#define CONFIG_HAS_ETH1
wdenkc837dcb2004-01-20 23:12:12 +0000102#define CONFIG_ETH1ADDR 00:50:c2:1e:af:fd
wdenk12f34242003-09-02 22:48:03 +0000103
104#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200105#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
wdenk12f34242003-09-02 22:48:03 +0000106
wdenk12f34242003-09-02 22:48:03 +0000107#undef CONFIG_EXT_PHY
wdenkcea655a2004-06-06 23:53:59 +0000108#define CONFIG_NET_MULTI 1
wdenk4d816772003-09-03 14:03:26 +0000109
Ben Warren96e21f82008-10-27 23:50:15 -0700110#define CONFIG_PPC4xx_EMAC
wdenk12f34242003-09-02 22:48:03 +0000111#define CONFIG_MII 1 /* MII PHY management */
wdenkc837dcb2004-01-20 23:12:12 +0000112#ifndef CONFIG_EXT_PHY
stroesebf418862005-06-30 13:06:07 +0000113#define CONFIG_PHY_ADDR 1 /* EMAC0 PHY address */
114#define CONFIG_PHY1_ADDR 2 /* EMAC1 PHY address */
wdenk12f34242003-09-02 22:48:03 +0000115#else
wdenkc837dcb2004-01-20 23:12:12 +0000116#define CONFIG_PHY_ADDR 2 /* PHY address */
wdenk12f34242003-09-02 22:48:03 +0000117#endif
wdenkc837dcb2004-01-20 23:12:12 +0000118#define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ
wdenk12f34242003-09-02 22:48:03 +0000119
Jon Loeligeracf02692007-07-08 14:49:44 -0500120
121/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500122 * BOOTP options
123 */
124#define CONFIG_BOOTP_BOOTFILESIZE
125#define CONFIG_BOOTP_BOOTPATH
126#define CONFIG_BOOTP_GATEWAY
127#define CONFIG_BOOTP_HOSTNAME
128
129
130/*
Jon Loeligeracf02692007-07-08 14:49:44 -0500131 * Command line configuration.
132 */
133#include <config_cmd_default.h>
134
135#define CONFIG_CMD_DATE
136#define CONFIG_CMD_DHCP
137#define CONFIG_CMD_ELF
138#define CONFIG_CMD_EEPROM
139#define CONFIG_CMD_I2C
140#define CONFIG_CMD_IRQ
141#define CONFIG_CMD_JFFS2
142#define CONFIG_CMD_MII
143#define CONFIG_CMD_NAND
144#define CONFIG_CMD_NFS
145#define CONFIG_CMD_PCI
146#define CONFIG_CMD_SNTP
147
wdenk12f34242003-09-02 22:48:03 +0000148
149#define CONFIG_MAC_PARTITION
150#define CONFIG_DOS_PARTITION
151
wdenkc837dcb2004-01-20 23:12:12 +0000152#undef CONFIG_WATCHDOG /* watchdog disabled */
wdenk12f34242003-09-02 22:48:03 +0000153
wdenke6325152005-03-17 16:43:10 +0000154#define CONFIG_RTC_M41T11 1 /* uses a M41T00 RTC */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155#define CONFIG_SYS_I2C_RTC_ADDR 0x68
156#define CONFIG_SYS_M41T11_BASE_YEAR 1900
wdenk12f34242003-09-02 22:48:03 +0000157
Stefan Roese62534be2006-03-17 10:28:24 +0100158/*
159 * SDRAM configuration (please see cpu/ppc/sdram.[ch])
160 */
wdenkc837dcb2004-01-20 23:12:12 +0000161#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
wdenk12f34242003-09-02 22:48:03 +0000162
Stefan Roese62534be2006-03-17 10:28:24 +0100163/* SDRAM timings used in datasheet */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200164#define CONFIG_SYS_SDRAM_CL 2
165#define CONFIG_SYS_SDRAM_tRP 20
166#define CONFIG_SYS_SDRAM_tRC 65
167#define CONFIG_SYS_SDRAM_tRCD 20
168#undef CONFIG_SYS_SDRAM_tRFC
Stefan Roese62534be2006-03-17 10:28:24 +0100169
wdenk12f34242003-09-02 22:48:03 +0000170/*
171 * Miscellaneous configurable options
172 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#define CONFIG_SYS_LONGHELP /* undef to save memory */
174#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
wdenk12f34242003-09-02 22:48:03 +0000175
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
177#ifdef CONFIG_SYS_HUSH_PARSER
178#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
wdenk12f34242003-09-02 22:48:03 +0000179#endif
180
Jon Loeligeracf02692007-07-08 14:49:44 -0500181#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200182#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk12f34242003-09-02 22:48:03 +0000183#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200184#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk12f34242003-09-02 22:48:03 +0000185#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
187#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
188#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk12f34242003-09-02 22:48:03 +0000189
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200190#define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
wdenk12f34242003-09-02 22:48:03 +0000191
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200192#define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
wdenk12f34242003-09-02 22:48:03 +0000193
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
195#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenk12f34242003-09-02 22:48:03 +0000196
Stefan Roese550650d2010-09-20 16:05:31 +0200197#define CONFIG_CONS_INDEX 1 /* Use UART0 */
198#define CONFIG_SYS_NS16550
199#define CONFIG_SYS_NS16550_SERIAL
200#define CONFIG_SYS_NS16550_REG_SIZE 1
201#define CONFIG_SYS_NS16550_CLK get_serial_clock()
202
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200204#define CONFIG_SYS_BASE_BAUD 691200
wdenk12f34242003-09-02 22:48:03 +0000205
206/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200207#define CONFIG_SYS_BAUDRATE_TABLE \
wdenk42d1f032003-10-15 23:53:47 +0000208 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
209 57600, 115200, 230400, 460800, 921600 }
wdenk12f34242003-09-02 22:48:03 +0000210
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200211#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
212#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
wdenk12f34242003-09-02 22:48:03 +0000213
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenk12f34242003-09-02 22:48:03 +0000215
216#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
217
218/*-----------------------------------------------------------------------
219 * NAND-FLASH stuff
220 *-----------------------------------------------------------------------
221 */
Wolfgang Denk170c1972009-07-18 15:32:10 +0200222
Bartlomiej Siekaaddb2e12006-03-05 18:57:33 +0100223/*
224 * nand device 1 on dave (PPChameleonEVB) needs more time,
225 * so we just introduce additional wait in nand_wait(),
226 * effectively for both devices.
227 */
228#define PPCHAMELON_NAND_TIMER_HACK
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100229
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200230#define CONFIG_SYS_NAND0_BASE 0xFF400000
231#define CONFIG_SYS_NAND1_BASE 0xFF000000
232#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND0_BASE, CONFIG_SYS_NAND1_BASE }
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100233#define NAND_BIG_DELAY_US 25
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200234#define CONFIG_SYS_MAX_NAND_DEVICE 2 /* Max number of NAND devices */
wdenk12f34242003-09-02 22:48:03 +0000235
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200236#define CONFIG_SYS_NAND0_CE (0x80000000 >> 1) /* our CE is GPIO1 */
237#define CONFIG_SYS_NAND0_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */
238#define CONFIG_SYS_NAND0_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */
239#define CONFIG_SYS_NAND0_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */
wdenk12f34242003-09-02 22:48:03 +0000240
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200241#define CONFIG_SYS_NAND1_CE (0x80000000 >> 14) /* our CE is GPIO14 */
242#define CONFIG_SYS_NAND1_RDY (0x80000000 >> 31) /* our RDY is GPIO31 */
243#define CONFIG_SYS_NAND1_CLE (0x80000000 >> 15) /* our CLE is GPIO15 */
244#define CONFIG_SYS_NAND1_ALE (0x80000000 >> 16) /* our ALE is GPIO16 */
wdenk12f34242003-09-02 22:48:03 +0000245
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100246#define MACRO_NAND_DISABLE_CE(nandptr) do \
247{ \
248 switch((unsigned long)nandptr) \
249 { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200250 case CONFIG_SYS_NAND0_BASE: \
251 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND0_CE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100252 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200253 case CONFIG_SYS_NAND1_BASE: \
254 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND1_CE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100255 break; \
256 } \
257} while(0)
258
259#define MACRO_NAND_ENABLE_CE(nandptr) do \
260{ \
261 switch((unsigned long)nandptr) \
262 { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200263 case CONFIG_SYS_NAND0_BASE: \
264 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND0_CE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100265 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200266 case CONFIG_SYS_NAND1_BASE: \
267 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND1_CE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100268 break; \
269 } \
270} while(0)
271
272#define MACRO_NAND_CTL_CLRALE(nandptr) do \
273{ \
274 switch((unsigned long)nandptr) \
275 { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200276 case CONFIG_SYS_NAND0_BASE: \
277 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND0_ALE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100278 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200279 case CONFIG_SYS_NAND1_BASE: \
280 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND1_ALE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100281 break; \
282 } \
283} while(0)
284
285#define MACRO_NAND_CTL_SETALE(nandptr) do \
286{ \
287 switch((unsigned long)nandptr) \
288 { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200289 case CONFIG_SYS_NAND0_BASE: \
290 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND0_ALE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100291 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292 case CONFIG_SYS_NAND1_BASE: \
293 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND1_ALE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100294 break; \
295 } \
296} while(0)
297
298#define MACRO_NAND_CTL_CLRCLE(nandptr) do \
299{ \
300 switch((unsigned long)nandptr) \
301 { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200302 case CONFIG_SYS_NAND0_BASE: \
303 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND0_CLE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100304 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200305 case CONFIG_SYS_NAND1_BASE: \
306 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND1_CLE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100307 break; \
308 } \
309} while(0)
310
311#define MACRO_NAND_CTL_SETCLE(nandptr) do { \
312 switch((unsigned long)nandptr) { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200313 case CONFIG_SYS_NAND0_BASE: \
314 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND0_CLE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100315 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200316 case CONFIG_SYS_NAND1_BASE: \
317 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND1_CLE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100318 break; \
319 } \
320} while(0)
wdenk12f34242003-09-02 22:48:03 +0000321
wdenk12f34242003-09-02 22:48:03 +0000322/*-----------------------------------------------------------------------
323 * PCI stuff
324 *-----------------------------------------------------------------------
325 */
wdenkc837dcb2004-01-20 23:12:12 +0000326#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
327#define PCI_HOST_FORCE 1 /* configure as pci host */
328#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
wdenk12f34242003-09-02 22:48:03 +0000329
wdenkc837dcb2004-01-20 23:12:12 +0000330#define CONFIG_PCI /* include pci support */
331#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
332#undef CONFIG_PCI_PNP /* do pci plug-and-play */
333 /* resource configuration */
wdenk12f34242003-09-02 22:48:03 +0000334
wdenkc837dcb2004-01-20 23:12:12 +0000335#define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
wdenk12f34242003-09-02 22:48:03 +0000336
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200337#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1014 /* PCI Vendor ID: IBM */
338#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0000 /* PCI Device ID: --- */
339#define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
wdenke55ca7e2004-07-01 21:40:08 +0000340
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200341#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
342#define CONFIG_SYS_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */
343#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
344#define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */
345#define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
346#define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
wdenk12f34242003-09-02 22:48:03 +0000347
348/*-----------------------------------------------------------------------
349 * Start addresses for the final memory configuration
350 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200351 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenk12f34242003-09-02 22:48:03 +0000352 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200353#define CONFIG_SYS_SDRAM_BASE 0x00000000
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200354
355/* Reserve 256 kB for Monitor */
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100356/*
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200357#define CONFIG_SYS_FLASH_BASE 0xFFFC0000
358#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
359#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100360*/
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200361
362/* Reserve 320 kB for Monitor */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200363#define CONFIG_SYS_FLASH_BASE 0xFFFB0000
364#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
365#define CONFIG_SYS_MONITOR_LEN (320 * 1024)
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200366
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200367#define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */
wdenk12f34242003-09-02 22:48:03 +0000368
369/*
370 * For booting Linux, the board info and command line data
371 * have to be in the first 8 MB of memory, since this is
372 * the maximum mapped by the Linux kernel during initialization.
373 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200374#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk12f34242003-09-02 22:48:03 +0000375/*-----------------------------------------------------------------------
376 * FLASH organization
377 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200378#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
379#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
wdenk12f34242003-09-02 22:48:03 +0000380
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200381#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
382#define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */
wdenk12f34242003-09-02 22:48:03 +0000383
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200384#define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
385#define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
386#define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
wdenk12f34242003-09-02 22:48:03 +0000387/*
388 * The following defines are added for buggy IOP480 byte interface.
389 * All other boards should use the standard values (CPCI405 etc.)
390 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200391#define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */
392#define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */
393#define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */
wdenk12f34242003-09-02 22:48:03 +0000394
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200395#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
wdenk12f34242003-09-02 22:48:03 +0000396
wdenk12f34242003-09-02 22:48:03 +0000397/*-----------------------------------------------------------------------
398 * Environment Variable setup
399 */
wdenke55ca7e2004-07-01 21:40:08 +0000400#ifdef ENVIRONMENT_IN_EEPROM
401
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200402#define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200403#define CONFIG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */
404#define CONFIG_ENV_SIZE 0x700 /* 2048-256 bytes may be used for env vars (total size of a CAT24WC16 is 2048 bytes)*/
wdenke55ca7e2004-07-01 21:40:08 +0000405
406#else /* DEFAULT: environment in flash, using redundand flash sectors */
407
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200408#define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200409#define CONFIG_ENV_ADDR 0xFFFF8000 /* environment starts at the first small sector */
410#define CONFIG_ENV_SECT_SIZE 0x2000 /* 8196 bytes may be used for env vars*/
411#define CONFIG_ENV_ADDR_REDUND 0xFFFFA000
412#define CONFIG_ENV_SIZE_REDUND 0x2000
wdenk12f34242003-09-02 22:48:03 +0000413
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200414#define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */
Wolfgang Denk67c31032007-09-16 17:10:04 +0200415
wdenke55ca7e2004-07-01 21:40:08 +0000416#endif /* ENVIRONMENT_IN_EEPROM */
417
418
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200419#define CONFIG_SYS_NVRAM_BASE_ADDR 0xF0000500 /* NVRAM base address */
420#define CONFIG_SYS_NVRAM_SIZE 242 /* NVRAM size */
wdenk12f34242003-09-02 22:48:03 +0000421
422/*-----------------------------------------------------------------------
423 * I2C EEPROM (CAT24WC16) for environment
424 */
425#define CONFIG_HARD_I2C /* I2c with hardware support */
Stefan Roesed0b0dca2010-04-01 14:37:24 +0200426#define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200427#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
428#define CONFIG_SYS_I2C_SLAVE 0x7F
wdenk12f34242003-09-02 22:48:03 +0000429
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200430#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */
431#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
wdenkc837dcb2004-01-20 23:12:12 +0000432/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200433/*#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07*/
434#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
wdenk12f34242003-09-02 22:48:03 +0000435 /* 16 byte page write mode using*/
wdenkc837dcb2004-01-20 23:12:12 +0000436 /* last 4 bits of the address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200437#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
wdenk12f34242003-09-02 22:48:03 +0000438
wdenk12f34242003-09-02 22:48:03 +0000439/*
440 * Init Memory Controller:
441 *
442 * BR0/1 and OR0/1 (FLASH)
443 */
444
445#define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
446
447/*-----------------------------------------------------------------------
448 * External Bus Controller (EBC) Setup
449 */
450
wdenkc837dcb2004-01-20 23:12:12 +0000451/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200452#define CONFIG_SYS_EBC_PB0AP 0x92015480
453#define CONFIG_SYS_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
wdenk12f34242003-09-02 22:48:03 +0000454
wdenkc837dcb2004-01-20 23:12:12 +0000455/* Memory Bank 1 (External SRAM) initialization */
wdenk12f34242003-09-02 22:48:03 +0000456/* Since this must replace NOR Flash, we use the same settings for CS0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200457#define CONFIG_SYS_EBC_PB1AP 0x92015480
458#define CONFIG_SYS_EBC_PB1CR 0xFF85A000 /* BAS=0xFF8,BS=4MB,BU=R/W,BW=8bit */
wdenk12f34242003-09-02 22:48:03 +0000459
wdenkc837dcb2004-01-20 23:12:12 +0000460/* Memory Bank 2 (Flash Bank 1, NAND-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200461#define CONFIG_SYS_EBC_PB2AP 0x92015480
462#define CONFIG_SYS_EBC_PB2CR 0xFF458000 /* BAS=0xFF4,BS=4MB,BU=R/W,BW=8bit */
wdenk12f34242003-09-02 22:48:03 +0000463
wdenkc837dcb2004-01-20 23:12:12 +0000464/* Memory Bank 3 (Flash Bank 2, NAND-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200465#define CONFIG_SYS_EBC_PB3AP 0x92015480
466#define CONFIG_SYS_EBC_PB3CR 0xFF058000 /* BAS=0xFF0,BS=4MB,BU=R/W,BW=8bit */
wdenk12f34242003-09-02 22:48:03 +0000467
wdenke55ca7e2004-07-01 21:40:08 +0000468#ifdef CONFIG_PPCHAMELEON_SMI712
469/*
470 * Video console (graphic: SMI LynxEM)
471 */
472#define CONFIG_VIDEO
473#define CONFIG_CFB_CONSOLE
474#define CONFIG_VIDEO_SMI_LYNXEM
475#define CONFIG_VIDEO_LOGO
476/*#define CONFIG_VIDEO_BMP_LOGO*/
477#define CONFIG_CONSOLE_EXTRA_INFO
478#define CONFIG_VGA_AS_SINGLE_DEVICE
479/* This is the base address (on 405EP-side) used to generate I/O accesses on PCI bus */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200480#define CONFIG_SYS_ISA_IO 0xE8000000
Marcel Ziswiler7817cb22007-12-30 03:30:46 +0100481/* see also drivers/video/videomodes.c */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200482#define CONFIG_SYS_DEFAULT_VIDEO_MODE 0x303
wdenk12f34242003-09-02 22:48:03 +0000483#endif
484
485/*-----------------------------------------------------------------------
486 * FPGA stuff
487 */
488/* FPGA internal regs */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200489#define CONFIG_SYS_FPGA_MODE 0x00
490#define CONFIG_SYS_FPGA_STATUS 0x02
491#define CONFIG_SYS_FPGA_TS 0x04
492#define CONFIG_SYS_FPGA_TS_LOW 0x06
493#define CONFIG_SYS_FPGA_TS_CAP0 0x10
494#define CONFIG_SYS_FPGA_TS_CAP0_LOW 0x12
495#define CONFIG_SYS_FPGA_TS_CAP1 0x14
496#define CONFIG_SYS_FPGA_TS_CAP1_LOW 0x16
497#define CONFIG_SYS_FPGA_TS_CAP2 0x18
498#define CONFIG_SYS_FPGA_TS_CAP2_LOW 0x1a
499#define CONFIG_SYS_FPGA_TS_CAP3 0x1c
500#define CONFIG_SYS_FPGA_TS_CAP3_LOW 0x1e
wdenk12f34242003-09-02 22:48:03 +0000501
502/* FPGA Mode Reg */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200503#define CONFIG_SYS_FPGA_MODE_CF_RESET 0x0001
504#define CONFIG_SYS_FPGA_MODE_TS_IRQ_ENABLE 0x0100
505#define CONFIG_SYS_FPGA_MODE_TS_IRQ_CLEAR 0x1000
506#define CONFIG_SYS_FPGA_MODE_TS_CLEAR 0x2000
wdenk12f34242003-09-02 22:48:03 +0000507
508/* FPGA Status Reg */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200509#define CONFIG_SYS_FPGA_STATUS_DIP0 0x0001
510#define CONFIG_SYS_FPGA_STATUS_DIP1 0x0002
511#define CONFIG_SYS_FPGA_STATUS_DIP2 0x0004
512#define CONFIG_SYS_FPGA_STATUS_FLASH 0x0008
513#define CONFIG_SYS_FPGA_STATUS_TS_IRQ 0x1000
wdenk12f34242003-09-02 22:48:03 +0000514
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200515#define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
516#define CONFIG_SYS_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/
wdenk12f34242003-09-02 22:48:03 +0000517
518/* FPGA program pin configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200519#define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */
520#define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */
521#define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */
522#define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */
523#define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */
wdenk12f34242003-09-02 22:48:03 +0000524
525/*-----------------------------------------------------------------------
526 * Definitions for initial stack pointer and data area (in data cache)
527 */
wdenk12f34242003-09-02 22:48:03 +0000528/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200529#define CONFIG_SYS_TEMP_STACK_OCM 1
wdenk12f34242003-09-02 22:48:03 +0000530
531/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200532#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
533#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
534#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200535#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */
wdenk12f34242003-09-02 22:48:03 +0000536
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200537#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200538#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk12f34242003-09-02 22:48:03 +0000539
540/*-----------------------------------------------------------------------
541 * Definitions for GPIO setup (PPC405EP specific)
542 *
wdenkc837dcb2004-01-20 23:12:12 +0000543 * GPIO0[0] - External Bus Controller BLAST output
544 * GPIO0[1-9] - Instruction trace outputs -> GPIO
wdenk12f34242003-09-02 22:48:03 +0000545 * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs
546 * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO
547 * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs
548 * GPIO0[24-27] - UART0 control signal inputs/outputs
549 * GPIO0[28-29] - UART1 data signal input/output
wdenkc837dcb2004-01-20 23:12:12 +0000550 * GPIO0[30] - EMAC0 input
551 * GPIO0[31] - EMAC1 reject packet as output
wdenk12f34242003-09-02 22:48:03 +0000552 */
Stefan Roeseafabb492010-09-12 06:21:37 +0200553#define CONFIG_SYS_GPIO0_OSRL 0x40000550
554#define CONFIG_SYS_GPIO0_OSRH 0x00000110
555#define CONFIG_SYS_GPIO0_ISR1L 0x00000000
556/*#define CONFIG_SYS_GPIO0_ISR1H 0x15555445*/
557#define CONFIG_SYS_GPIO0_ISR1H 0x15555444
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200558#define CONFIG_SYS_GPIO0_TSRL 0x00000000
Stefan Roeseafabb492010-09-12 06:21:37 +0200559#define CONFIG_SYS_GPIO0_TSRH 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200560#define CONFIG_SYS_GPIO0_TCR 0xF7FF8014
wdenk12f34242003-09-02 22:48:03 +0000561
wdenk12f34242003-09-02 22:48:03 +0000562#define CONFIG_NO_SERIAL_EEPROM
wdenk1d6f9722004-09-09 17:44:35 +0000563
wdenk200f8c72003-09-13 19:13:29 +0000564/*--------------------------------------------------------------------*/
wdenk1d6f9722004-09-09 17:44:35 +0000565
wdenk12f34242003-09-02 22:48:03 +0000566#ifdef CONFIG_NO_SERIAL_EEPROM
567
wdenk12f34242003-09-02 22:48:03 +0000568/*
wdenk200f8c72003-09-13 19:13:29 +0000569!-----------------------------------------------------------------------
wdenk12f34242003-09-02 22:48:03 +0000570! Defines for entry options.
571! Note: Because the 405EP SDRAM controller does not support ECC, ECC DIMMs that
wdenkc837dcb2004-01-20 23:12:12 +0000572! are plugged in the board will be utilized as non-ECC DIMMs.
wdenk200f8c72003-09-13 19:13:29 +0000573!-----------------------------------------------------------------------
wdenk12f34242003-09-02 22:48:03 +0000574*/
wdenk10767cc2004-05-13 13:23:58 +0000575#undef AUTO_MEMORY_CONFIG
576#define DIMM_READ_ADDR 0xAB
577#define DIMM_WRITE_ADDR 0xAA
wdenk12f34242003-09-02 22:48:03 +0000578
wdenk12f34242003-09-02 22:48:03 +0000579/* Defines for CPC0_PLLMR1 Register fields */
wdenk10767cc2004-05-13 13:23:58 +0000580#define PLL_ACTIVE 0x80000000
581#define CPC0_PLLMR1_SSCS 0x80000000
582#define PLL_RESET 0x40000000
583#define CPC0_PLLMR1_PLLR 0x40000000
wdenk12f34242003-09-02 22:48:03 +0000584 /* Feedback multiplier */
wdenk10767cc2004-05-13 13:23:58 +0000585#define PLL_FBKDIV 0x00F00000
586#define CPC0_PLLMR1_FBDV 0x00F00000
587#define PLL_FBKDIV_16 0x00000000
588#define PLL_FBKDIV_1 0x00100000
589#define PLL_FBKDIV_2 0x00200000
590#define PLL_FBKDIV_3 0x00300000
591#define PLL_FBKDIV_4 0x00400000
592#define PLL_FBKDIV_5 0x00500000
593#define PLL_FBKDIV_6 0x00600000
594#define PLL_FBKDIV_7 0x00700000
595#define PLL_FBKDIV_8 0x00800000
596#define PLL_FBKDIV_9 0x00900000
597#define PLL_FBKDIV_10 0x00A00000
598#define PLL_FBKDIV_11 0x00B00000
599#define PLL_FBKDIV_12 0x00C00000
600#define PLL_FBKDIV_13 0x00D00000
601#define PLL_FBKDIV_14 0x00E00000
602#define PLL_FBKDIV_15 0x00F00000
wdenk12f34242003-09-02 22:48:03 +0000603 /* Forward A divisor */
wdenk10767cc2004-05-13 13:23:58 +0000604#define PLL_FWDDIVA 0x00070000
605#define CPC0_PLLMR1_FWDVA 0x00070000
606#define PLL_FWDDIVA_8 0x00000000
607#define PLL_FWDDIVA_7 0x00010000
608#define PLL_FWDDIVA_6 0x00020000
609#define PLL_FWDDIVA_5 0x00030000
610#define PLL_FWDDIVA_4 0x00040000
611#define PLL_FWDDIVA_3 0x00050000
612#define PLL_FWDDIVA_2 0x00060000
613#define PLL_FWDDIVA_1 0x00070000
wdenk12f34242003-09-02 22:48:03 +0000614 /* Forward B divisor */
wdenk10767cc2004-05-13 13:23:58 +0000615#define PLL_FWDDIVB 0x00007000
616#define CPC0_PLLMR1_FWDVB 0x00007000
617#define PLL_FWDDIVB_8 0x00000000
618#define PLL_FWDDIVB_7 0x00001000
619#define PLL_FWDDIVB_6 0x00002000
620#define PLL_FWDDIVB_5 0x00003000
621#define PLL_FWDDIVB_4 0x00004000
622#define PLL_FWDDIVB_3 0x00005000
623#define PLL_FWDDIVB_2 0x00006000
624#define PLL_FWDDIVB_1 0x00007000
wdenk12f34242003-09-02 22:48:03 +0000625 /* PLL tune bits */
wdenk10767cc2004-05-13 13:23:58 +0000626#define PLL_TUNE_MASK 0x000003FF
627#define PLL_TUNE_2_M_3 0x00000133 /* 2 <= M <= 3 */
628#define PLL_TUNE_4_M_6 0x00000134 /* 3 < M <= 6 */
629#define PLL_TUNE_7_M_10 0x00000138 /* 6 < M <= 10 */
630#define PLL_TUNE_11_M_14 0x0000013C /* 10 < M <= 14 */
631#define PLL_TUNE_15_M_40 0x0000023E /* 14 < M <= 40 */
632#define PLL_TUNE_VCO_LOW 0x00000000 /* 500MHz <= VCO <= 800MHz */
633#define PLL_TUNE_VCO_HI 0x00000080 /* 800MHz < VCO <= 1000MHz */
wdenk12f34242003-09-02 22:48:03 +0000634
635/* Defines for CPC0_PLLMR0 Register fields */
636 /* CPU divisor */
wdenk10767cc2004-05-13 13:23:58 +0000637#define PLL_CPUDIV 0x00300000
638#define CPC0_PLLMR0_CCDV 0x00300000
639#define PLL_CPUDIV_1 0x00000000
640#define PLL_CPUDIV_2 0x00100000
641#define PLL_CPUDIV_3 0x00200000
642#define PLL_CPUDIV_4 0x00300000
wdenk12f34242003-09-02 22:48:03 +0000643 /* PLB divisor */
wdenk10767cc2004-05-13 13:23:58 +0000644#define PLL_PLBDIV 0x00030000
645#define CPC0_PLLMR0_CBDV 0x00030000
646#define PLL_PLBDIV_1 0x00000000
647#define PLL_PLBDIV_2 0x00010000
648#define PLL_PLBDIV_3 0x00020000
649#define PLL_PLBDIV_4 0x00030000
wdenk12f34242003-09-02 22:48:03 +0000650 /* OPB divisor */
wdenk10767cc2004-05-13 13:23:58 +0000651#define PLL_OPBDIV 0x00003000
652#define CPC0_PLLMR0_OPDV 0x00003000
653#define PLL_OPBDIV_1 0x00000000
654#define PLL_OPBDIV_2 0x00001000
655#define PLL_OPBDIV_3 0x00002000
656#define PLL_OPBDIV_4 0x00003000
wdenk12f34242003-09-02 22:48:03 +0000657 /* EBC divisor */
wdenk10767cc2004-05-13 13:23:58 +0000658#define PLL_EXTBUSDIV 0x00000300
659#define CPC0_PLLMR0_EPDV 0x00000300
660#define PLL_EXTBUSDIV_2 0x00000000
661#define PLL_EXTBUSDIV_3 0x00000100
662#define PLL_EXTBUSDIV_4 0x00000200
663#define PLL_EXTBUSDIV_5 0x00000300
wdenk12f34242003-09-02 22:48:03 +0000664 /* MAL divisor */
wdenk10767cc2004-05-13 13:23:58 +0000665#define PLL_MALDIV 0x00000030
666#define CPC0_PLLMR0_MPDV 0x00000030
667#define PLL_MALDIV_1 0x00000000
668#define PLL_MALDIV_2 0x00000010
669#define PLL_MALDIV_3 0x00000020
670#define PLL_MALDIV_4 0x00000030
wdenk12f34242003-09-02 22:48:03 +0000671 /* PCI divisor */
wdenk10767cc2004-05-13 13:23:58 +0000672#define PLL_PCIDIV 0x00000003
673#define CPC0_PLLMR0_PPFD 0x00000003
674#define PLL_PCIDIV_1 0x00000000
675#define PLL_PCIDIV_2 0x00000001
676#define PLL_PCIDIV_3 0x00000002
677#define PLL_PCIDIV_4 0x00000003
wdenk12f34242003-09-02 22:48:03 +0000678
wdenke55ca7e2004-07-01 21:40:08 +0000679#ifdef CONFIG_PPCHAMELEON_CLK_25
680/* CPU - PLB/SDRAM - EBC - OPB - PCI (assuming a 25.0 MHz input clock to the 405EP) */
681#define PPCHAMELEON_PLLMR0_133_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_1 | \
682 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
683 PLL_MALDIV_1 | PLL_PCIDIV_4)
684#define PPCHAMELEON_PLLMR1_133_133_33_66_33 (PLL_FBKDIV_8 | \
685 PLL_FWDDIVA_6 | PLL_FWDDIVB_4 | \
686 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
687
688#define PPCHAMELEON_PLLMR0_200_100_50_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
689 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
690 PLL_MALDIV_1 | PLL_PCIDIV_4)
691#define PPCHAMELEON_PLLMR1_200_100_50_33 (PLL_FBKDIV_8 | \
692 PLL_FWDDIVA_4 | PLL_FWDDIVB_4 | \
693 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
694
695#define PPCHAMELEON_PLLMR0_266_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
696 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
697 PLL_MALDIV_1 | PLL_PCIDIV_4)
698#define PPCHAMELEON_PLLMR1_266_133_33_66_33 (PLL_FBKDIV_8 | \
699 PLL_FWDDIVA_3 | PLL_FWDDIVB_4 | \
700 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
701
702#define PPCHAMELEON_PLLMR0_333_111_37_55_55 (PLL_CPUDIV_1 | PLL_PLBDIV_3 | \
703 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
704 PLL_MALDIV_1 | PLL_PCIDIV_2)
705#define PPCHAMELEON_PLLMR1_333_111_37_55_55 (PLL_FBKDIV_10 | \
706 PLL_FWDDIVA_3 | PLL_FWDDIVB_4 | \
707 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_HI)
708
709#elif (defined (CONFIG_PPCHAMELEON_CLK_33))
710
wdenk180d3f72004-01-04 16:28:35 +0000711/* CPU - PLB/SDRAM - EBC - OPB - PCI (assuming a 33.3MHz input clock to the 405EP) */
wdenke55ca7e2004-07-01 21:40:08 +0000712#define PPCHAMELEON_PLLMR0_133_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_1 | \
wdenk10767cc2004-05-13 13:23:58 +0000713 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
714 PLL_MALDIV_1 | PLL_PCIDIV_4)
wdenke55ca7e2004-07-01 21:40:08 +0000715#define PPCHAMELEON_PLLMR1_133_133_33_66_33 (PLL_FBKDIV_4 | \
wdenk10767cc2004-05-13 13:23:58 +0000716 PLL_FWDDIVA_6 | PLL_FWDDIVB_6 | \
717 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
wdenke55ca7e2004-07-01 21:40:08 +0000718
719#define PPCHAMELEON_PLLMR0_200_100_50_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
wdenk10767cc2004-05-13 13:23:58 +0000720 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
721 PLL_MALDIV_1 | PLL_PCIDIV_4)
wdenke55ca7e2004-07-01 21:40:08 +0000722#define PPCHAMELEON_PLLMR1_200_100_50_33 (PLL_FBKDIV_6 | \
wdenk10767cc2004-05-13 13:23:58 +0000723 PLL_FWDDIVA_4 | PLL_FWDDIVB_4 | \
724 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
wdenke55ca7e2004-07-01 21:40:08 +0000725
726#define PPCHAMELEON_PLLMR0_266_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
wdenk10767cc2004-05-13 13:23:58 +0000727 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
728 PLL_MALDIV_1 | PLL_PCIDIV_4)
wdenke55ca7e2004-07-01 21:40:08 +0000729#define PPCHAMELEON_PLLMR1_266_133_33_66_33 (PLL_FBKDIV_8 | \
wdenk10767cc2004-05-13 13:23:58 +0000730 PLL_FWDDIVA_3 | PLL_FWDDIVB_3 | \
731 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
wdenke55ca7e2004-07-01 21:40:08 +0000732
733#define PPCHAMELEON_PLLMR0_333_111_37_55_55 (PLL_CPUDIV_1 | PLL_PLBDIV_3 | \
wdenk10767cc2004-05-13 13:23:58 +0000734 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
735 PLL_MALDIV_1 | PLL_PCIDIV_2)
wdenke55ca7e2004-07-01 21:40:08 +0000736#define PPCHAMELEON_PLLMR1_333_111_37_55_55 (PLL_FBKDIV_10 | \
wdenk10767cc2004-05-13 13:23:58 +0000737 PLL_FWDDIVA_3 | PLL_FWDDIVB_3 | \
738 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_HI)
wdenk180d3f72004-01-04 16:28:35 +0000739
wdenke55ca7e2004-07-01 21:40:08 +0000740#else
741#error "* External frequency (SysClk) not defined! *"
742#endif
743
wdenk180d3f72004-01-04 16:28:35 +0000744#if (CONFIG_PPCHAMELEON_MODULE_MODEL == CONFIG_PPCHAMELEON_MODULE_HI)
745/* Model HI */
wdenk1d6f9722004-09-09 17:44:35 +0000746#define PLLMR0_DEFAULT PPCHAMELEON_PLLMR0_333_111_37_55_55
747#define PLLMR1_DEFAULT PPCHAMELEON_PLLMR1_333_111_37_55_55
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200748#define CONFIG_SYS_OPB_FREQ 55555555
wdenk180d3f72004-01-04 16:28:35 +0000749/* Model ME */
750#elif (CONFIG_PPCHAMELEON_MODULE_MODEL == CONFIG_PPCHAMELEON_MODULE_ME)
wdenk1d6f9722004-09-09 17:44:35 +0000751#define PLLMR0_DEFAULT PPCHAMELEON_PLLMR0_266_133_33_66_33
752#define PLLMR1_DEFAULT PPCHAMELEON_PLLMR1_266_133_33_66_33
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200753#define CONFIG_SYS_OPB_FREQ 66666666
wdenk180d3f72004-01-04 16:28:35 +0000754#else
755/* Model BA (default) */
wdenk1d6f9722004-09-09 17:44:35 +0000756#define PLLMR0_DEFAULT PPCHAMELEON_PLLMR0_133_133_33_66_33
757#define PLLMR1_DEFAULT PPCHAMELEON_PLLMR1_133_133_33_66_33
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200758#define CONFIG_SYS_OPB_FREQ 66666666
wdenke55ca7e2004-07-01 21:40:08 +0000759#endif
wdenk12f34242003-09-02 22:48:03 +0000760
wdenk1d6f9722004-09-09 17:44:35 +0000761#endif /* CONFIG_NO_SERIAL_EEPROM */
wdenk180d3f72004-01-04 16:28:35 +0000762
wdenk1d6f9722004-09-09 17:44:35 +0000763#define CONFIG_JFFS2_NAND 1 /* jffs2 on nand support */
wdenk998eaae2004-04-18 19:43:36 +0000764#define NAND_CACHE_PAGES 16 /* size of nand cache in 512 bytes pages */
765
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200766/*
767 * JFFS2 partitions
768 */
769
770/* No command line, one static partition */
Stefan Roese68d7d652009-03-19 13:30:36 +0100771#undef CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200772#define CONFIG_JFFS2_DEV "nand0"
773#define CONFIG_JFFS2_PART_SIZE 0x00400000
774#define CONFIG_JFFS2_PART_OFFSET 0x00000000
775
776/* mtdparts command line support */
777/*
Stefan Roese68d7d652009-03-19 13:30:36 +0100778#define CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200779#define MTDIDS_DEFAULT "nor0=PPChameleon-0,nand0=ppchameleonevb-nand"
780*/
781
782/* 256 kB U-boot image */
783/*
784#define MTDPARTS_DEFAULT "mtdparts=PPChameleon-0:1m(kernel1),1m(kernel2)," \
785 "1792k(user),256k(u-boot);" \
786 "ppchameleonevb-nand:-(nand)"
787*/
788
789/* 320 kB U-boot image */
790/*
791#define MTDPARTS_DEFAULT "mtdparts=PPChameleon-0:1m(kernel1),1m(kernel2)," \
792 "1728k(user),320k(u-boot);" \
793 "ppchameleonevb-nand:-(nand)"
794*/
795
wdenk12f34242003-09-02 22:48:03 +0000796#endif /* __CONFIG_H */