blob: d440f5ccd96d07816ca2be3b16cb401db0a9a638 [file] [log] [blame]
wdenk5653fc32004-02-08 22:55:38 +00001/*
wdenkbf9e3b32004-02-12 00:47:09 +00002 * (C) Copyright 2002-2004
wdenk5653fc32004-02-08 22:55:38 +00003 * Brad Kemp, Seranoa Networks, Brad.Kemp@seranoa.com
4 *
5 * Copyright (C) 2003 Arabella Software Ltd.
6 * Yuli Barcohen <yuli@arabellasw.com>
wdenk5653fc32004-02-08 22:55:38 +00007 *
wdenkbf9e3b32004-02-12 00:47:09 +00008 * Copyright (C) 2004
9 * Ed Okerson
Stefan Roese260421a2006-11-13 13:55:24 +010010 *
11 * Copyright (C) 2006
12 * Tolunay Orkun <listmember@orkun.us>
wdenkbf9e3b32004-02-12 00:47:09 +000013 *
Wolfgang Denk1a459662013-07-08 09:37:19 +020014 * SPDX-License-Identifier: GPL-2.0+
wdenk5653fc32004-02-08 22:55:38 +000015 */
16
17/* The DEBUG define must be before common to enable debugging */
wdenk2d1a5372004-02-23 19:30:57 +000018/* #define DEBUG */
19
wdenk5653fc32004-02-08 22:55:38 +000020#include <common.h>
Simon Glass24b852a2015-11-08 23:47:45 -070021#include <console.h>
Thomas Chouf1056912015-11-07 14:31:08 +080022#include <dm.h>
23#include <errno.h>
24#include <fdt_support.h>
wdenk5653fc32004-02-08 22:55:38 +000025#include <asm/processor.h>
Haiying Wang3a197b22007-02-21 16:52:31 +010026#include <asm/io.h>
wdenk4c0d4c32004-06-09 17:34:58 +000027#include <asm/byteorder.h>
Andrew Gabbasovaedadf12013-05-14 12:27:52 -050028#include <asm/unaligned.h>
wdenk2a8af182005-04-13 10:02:42 +000029#include <environment.h>
Stefan Roesefa36ae72009-10-27 15:15:55 +010030#include <mtd/cfi_flash.h>
Jens Scharsig (BuS Elektronik)a9f5fab2012-01-27 09:29:53 +010031#include <watchdog.h>
wdenk028ab6b2004-02-23 23:54:43 +000032
wdenk5653fc32004-02-08 22:55:38 +000033/*
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +010034 * This file implements a Common Flash Interface (CFI) driver for
35 * U-Boot.
36 *
37 * The width of the port and the width of the chips are determined at
38 * initialization. These widths are used to calculate the address for
39 * access CFI data structures.
wdenk5653fc32004-02-08 22:55:38 +000040 *
41 * References
42 * JEDEC Standard JESD68 - Common Flash Interface (CFI)
43 * JEDEC Standard JEP137-A Common Flash Interface (CFI) ID Codes
44 * Intel Application Note 646 Common Flash Interface (CFI) and Command Sets
45 * Intel 290667-008 3 Volt Intel StrataFlash Memory datasheet
Stefan Roese260421a2006-11-13 13:55:24 +010046 * AMD CFI Specification, Release 2.0 December 1, 2001
47 * AMD/Spansion Application Note: Migration from Single-byte to Three-byte
48 * Device IDs, Publication Number 25538 Revision A, November 8, 2001
wdenk5653fc32004-02-08 22:55:38 +000049 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020050 * Define CONFIG_SYS_WRITE_SWAPPED_DATA, if you have to swap the Bytes between
Heiko Schocherd0b6e142007-01-19 18:05:26 +010051 * reading and writing ... (yes there is such a Hardware).
wdenk5653fc32004-02-08 22:55:38 +000052 */
53
Thomas Chouf1056912015-11-07 14:31:08 +080054DECLARE_GLOBAL_DATA_PTR;
55
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +010056static uint flash_offset_cfi[2] = { FLASH_OFFSET_CFI, FLASH_OFFSET_CFI_ALT };
Mike Frysinger4ffeab22010-12-22 09:41:13 -050057#ifdef CONFIG_FLASH_CFI_MTD
Piotr Ziecik6ea808e2008-11-17 15:49:32 +010058static uint flash_verbose = 1;
Mike Frysinger4ffeab22010-12-22 09:41:13 -050059#else
60#define flash_verbose 1
61#endif
Wolfgang Denk92eb7292006-12-27 01:26:13 +010062
Wolfgang Denk2a112b22008-08-08 16:39:54 +020063flash_info_t flash_info[CFI_MAX_FLASH_BANKS]; /* FLASH chips info */
64
Stefan Roese79b4cda2006-02-28 15:29:58 +010065/*
66 * Check if chip width is defined. If not, start detecting with 8bit.
67 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020068#ifndef CONFIG_SYS_FLASH_CFI_WIDTH
69#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Stefan Roese79b4cda2006-02-28 15:29:58 +010070#endif
71
Jeroen Hofstee00dcb072014-10-08 22:57:23 +020072#ifdef CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
73#define __maybe_weak __weak
74#else
75#define __maybe_weak static
76#endif
77
Stefan Roese6f726f92010-10-25 18:31:48 +020078/*
79 * 0xffff is an undefined value for the configuration register. When
80 * this value is returned, the configuration register shall not be
81 * written at all (default mode).
82 */
83static u16 cfi_flash_config_reg(int i)
84{
85#ifdef CONFIG_SYS_CFI_FLASH_CONFIG_REGS
86 return ((u16 [])CONFIG_SYS_CFI_FLASH_CONFIG_REGS)[i];
87#else
88 return 0xffff;
89#endif
90}
91
Stefan Roeseca5def32010-08-31 10:00:10 +020092#if defined(CONFIG_SYS_MAX_FLASH_BANKS_DETECT)
93int cfi_flash_num_flash_banks = CONFIG_SYS_MAX_FLASH_BANKS_DETECT;
94#endif
95
Thomas Chouf1056912015-11-07 14:31:08 +080096#ifdef CONFIG_CFI_FLASH /* for driver model */
97static void cfi_flash_init_dm(void)
98{
99 struct udevice *dev;
100
101 cfi_flash_num_flash_banks = 0;
102 /*
103 * The uclass_first_device() will probe the first device and
104 * uclass_next_device() will probe the rest if they exist. So
105 * that cfi_flash_probe() will get called assigning the base
106 * addresses that are available.
107 */
108 for (uclass_first_device(UCLASS_MTD, &dev);
109 dev;
110 uclass_next_device(&dev)) {
111 }
112}
113
114static phys_addr_t cfi_flash_base[CFI_MAX_FLASH_BANKS];
115
116phys_addr_t cfi_flash_bank_addr(int i)
117{
118 return cfi_flash_base[i];
119}
120#else
Jeroen Hofstee00dcb072014-10-08 22:57:23 +0200121__weak phys_addr_t cfi_flash_bank_addr(int i)
Stefan Roeseb00e19c2010-08-30 10:11:51 +0200122{
123 return ((phys_addr_t [])CONFIG_SYS_FLASH_BANKS_LIST)[i];
124}
Thomas Chouf1056912015-11-07 14:31:08 +0800125#endif
Stefan Roeseb00e19c2010-08-30 10:11:51 +0200126
Jeroen Hofstee00dcb072014-10-08 22:57:23 +0200127__weak unsigned long cfi_flash_bank_size(int i)
Ilya Yanokec50a8e2010-10-21 17:20:12 +0200128{
129#ifdef CONFIG_SYS_FLASH_BANKS_SIZES
130 return ((unsigned long [])CONFIG_SYS_FLASH_BANKS_SIZES)[i];
131#else
132 return 0;
133#endif
134}
Ilya Yanokec50a8e2010-10-21 17:20:12 +0200135
Jeroen Hofstee00dcb072014-10-08 22:57:23 +0200136__maybe_weak void flash_write8(u8 value, void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100137{
138 __raw_writeb(value, addr);
139}
140
Jeroen Hofstee00dcb072014-10-08 22:57:23 +0200141__maybe_weak void flash_write16(u16 value, void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100142{
143 __raw_writew(value, addr);
144}
145
Jeroen Hofstee00dcb072014-10-08 22:57:23 +0200146__maybe_weak void flash_write32(u32 value, void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100147{
148 __raw_writel(value, addr);
149}
150
Jeroen Hofstee00dcb072014-10-08 22:57:23 +0200151__maybe_weak void flash_write64(u64 value, void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100152{
153 /* No architectures currently implement __raw_writeq() */
154 *(volatile u64 *)addr = value;
155}
156
Jeroen Hofstee00dcb072014-10-08 22:57:23 +0200157__maybe_weak u8 flash_read8(void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100158{
159 return __raw_readb(addr);
160}
161
Jeroen Hofstee00dcb072014-10-08 22:57:23 +0200162__maybe_weak u16 flash_read16(void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100163{
164 return __raw_readw(addr);
165}
166
Jeroen Hofstee00dcb072014-10-08 22:57:23 +0200167__maybe_weak u32 flash_read32(void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100168{
169 return __raw_readl(addr);
170}
171
Jeroen Hofstee00dcb072014-10-08 22:57:23 +0200172__maybe_weak u64 flash_read64(void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100173{
174 /* No architectures currently implement __raw_readq() */
175 return *(volatile u64 *)addr;
176}
177
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200178/*-----------------------------------------------------------------------
179 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200180#if defined(CONFIG_ENV_IS_IN_FLASH) || defined(CONFIG_ENV_ADDR_REDUND) || (CONFIG_SYS_MONITOR_BASE >= CONFIG_SYS_FLASH_BASE)
Heiko Schocher4f975672009-02-10 09:53:29 +0100181flash_info_t *flash_get_info(ulong base)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200182{
183 int i;
Masahiro Yamada24c185c2013-05-17 14:50:37 +0900184 flash_info_t *info;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200185
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186 for (i = 0; i < CONFIG_SYS_MAX_FLASH_BANKS; i++) {
Masahiro Yamadae2e273a2013-05-17 14:50:36 +0900187 info = &flash_info[i];
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200188 if (info->size && info->start[0] <= base &&
189 base <= info->start[0] + info->size - 1)
Masahiro Yamada24c185c2013-05-17 14:50:37 +0900190 return info;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200191 }
192
Masahiro Yamada24c185c2013-05-17 14:50:37 +0900193 return NULL;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200194}
wdenk5653fc32004-02-08 22:55:38 +0000195#endif
196
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100197unsigned long flash_sector_size(flash_info_t *info, flash_sect_t sect)
198{
199 if (sect != (info->sector_count - 1))
200 return info->start[sect + 1] - info->start[sect];
201 else
202 return info->start[0] + info->size - info->start[sect];
203}
204
wdenk5653fc32004-02-08 22:55:38 +0000205/*-----------------------------------------------------------------------
206 * create an address based on the offset and the port width
207 */
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100208static inline void *
209flash_map (flash_info_t * info, flash_sect_t sect, uint offset)
wdenk5653fc32004-02-08 22:55:38 +0000210{
Stefan Roesee303be22013-04-12 19:04:54 +0200211 unsigned int byte_offset = offset * info->portwidth;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100212
Stefan Roesee303be22013-04-12 19:04:54 +0200213 return (void *)(info->start[sect] + byte_offset);
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100214}
215
216static inline void flash_unmap(flash_info_t *info, flash_sect_t sect,
217 unsigned int offset, void *addr)
218{
wdenk5653fc32004-02-08 22:55:38 +0000219}
wdenkbf9e3b32004-02-12 00:47:09 +0000220
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200221/*-----------------------------------------------------------------------
222 * make a proper sized command based on the port and chip widths
223 */
Sebastian Siewior7288f972008-07-15 13:35:23 +0200224static void flash_make_cmd(flash_info_t *info, u32 cmd, void *cmdbuf)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200225{
226 int i;
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400227 int cword_offset;
228 int cp_offset;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200229#if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Sebastian Siewior340ccb22008-07-16 20:04:49 +0200230 u32 cmd_le = cpu_to_le32(cmd);
231#endif
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400232 uchar val;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200233 uchar *cp = (uchar *) cmdbuf;
234
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400235 for (i = info->portwidth; i > 0; i--){
236 cword_offset = (info->portwidth-i)%info->chipwidth;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200237#if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400238 cp_offset = info->portwidth - i;
Sebastian Siewior340ccb22008-07-16 20:04:49 +0200239 val = *((uchar*)&cmd_le + cword_offset);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200240#else
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400241 cp_offset = i - 1;
Sebastian Siewior7288f972008-07-15 13:35:23 +0200242 val = *((uchar*)&cmd + sizeof(u32) - cword_offset - 1);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200243#endif
Sebastian Siewior7288f972008-07-15 13:35:23 +0200244 cp[cp_offset] = (cword_offset >= sizeof(u32)) ? 0x00 : val;
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400245 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200246}
247
wdenkbf9e3b32004-02-12 00:47:09 +0000248#ifdef DEBUG
249/*-----------------------------------------------------------------------
250 * Debug support
251 */
Haavard Skinnemoen30557932007-12-13 12:56:29 +0100252static void print_longlong (char *str, unsigned long long data)
wdenkbf9e3b32004-02-12 00:47:09 +0000253{
254 int i;
255 char *cp;
256
Wolfgang Denk657f2062009-02-04 09:42:20 +0100257 cp = (char *) &data;
wdenkbf9e3b32004-02-12 00:47:09 +0000258 for (i = 0; i < 8; i++)
259 sprintf (&str[i * 2], "%2.2x", *cp++);
260}
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200261
Haavard Skinnemoene23741f2007-12-14 15:36:16 +0100262static void flash_printqry (struct cfi_qry *qry)
wdenkbf9e3b32004-02-12 00:47:09 +0000263{
Haavard Skinnemoene23741f2007-12-14 15:36:16 +0100264 u8 *p = (u8 *)qry;
wdenkbf9e3b32004-02-12 00:47:09 +0000265 int x, y;
266
Haavard Skinnemoene23741f2007-12-14 15:36:16 +0100267 for (x = 0; x < sizeof(struct cfi_qry); x += 16) {
268 debug("%02x : ", x);
269 for (y = 0; y < 16; y++)
270 debug("%2.2x ", p[x + y]);
271 debug(" ");
wdenkbf9e3b32004-02-12 00:47:09 +0000272 for (y = 0; y < 16; y++) {
Haavard Skinnemoene23741f2007-12-14 15:36:16 +0100273 unsigned char c = p[x + y];
274 if (c >= 0x20 && c <= 0x7e)
275 debug("%c", c);
276 else
277 debug(".");
wdenkbf9e3b32004-02-12 00:47:09 +0000278 }
Haavard Skinnemoene23741f2007-12-14 15:36:16 +0100279 debug("\n");
wdenkbf9e3b32004-02-12 00:47:09 +0000280 }
281}
wdenkbf9e3b32004-02-12 00:47:09 +0000282#endif
283
284
wdenk5653fc32004-02-08 22:55:38 +0000285/*-----------------------------------------------------------------------
286 * read a character at a port width address
287 */
Haavard Skinnemoen30557932007-12-13 12:56:29 +0100288static inline uchar flash_read_uchar (flash_info_t * info, uint offset)
wdenk5653fc32004-02-08 22:55:38 +0000289{
290 uchar *cp;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100291 uchar retval;
wdenkbf9e3b32004-02-12 00:47:09 +0000292
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100293 cp = flash_map (info, 0, offset);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200294#if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100295 retval = flash_read8(cp);
wdenkbf9e3b32004-02-12 00:47:09 +0000296#else
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100297 retval = flash_read8(cp + info->portwidth - 1);
wdenkbf9e3b32004-02-12 00:47:09 +0000298#endif
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100299 flash_unmap (info, 0, offset, cp);
300 return retval;
wdenk5653fc32004-02-08 22:55:38 +0000301}
302
303/*-----------------------------------------------------------------------
Tor Krill90447ec2008-03-28 11:29:10 +0100304 * read a word at a port width address, assume 16bit bus
305 */
306static inline ushort flash_read_word (flash_info_t * info, uint offset)
307{
308 ushort *addr, retval;
309
310 addr = flash_map (info, 0, offset);
311 retval = flash_read16 (addr);
312 flash_unmap (info, 0, offset, addr);
313 return retval;
314}
315
316
317/*-----------------------------------------------------------------------
Stefan Roese260421a2006-11-13 13:55:24 +0100318 * read a long word by picking the least significant byte of each maximum
wdenk5653fc32004-02-08 22:55:38 +0000319 * port size word. Swap for ppc format.
320 */
Haavard Skinnemoen30557932007-12-13 12:56:29 +0100321static ulong flash_read_long (flash_info_t * info, flash_sect_t sect,
322 uint offset)
wdenk5653fc32004-02-08 22:55:38 +0000323{
wdenkbf9e3b32004-02-12 00:47:09 +0000324 uchar *addr;
325 ulong retval;
wdenk5653fc32004-02-08 22:55:38 +0000326
wdenkbf9e3b32004-02-12 00:47:09 +0000327#ifdef DEBUG
328 int x;
329#endif
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100330 addr = flash_map (info, sect, offset);
wdenkbf9e3b32004-02-12 00:47:09 +0000331
332#ifdef DEBUG
333 debug ("long addr is at %p info->portwidth = %d\n", addr,
334 info->portwidth);
335 for (x = 0; x < 4 * info->portwidth; x++) {
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100336 debug ("addr[%x] = 0x%x\n", x, flash_read8(addr + x));
wdenkbf9e3b32004-02-12 00:47:09 +0000337 }
338#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200339#if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100340 retval = ((flash_read8(addr) << 16) |
341 (flash_read8(addr + info->portwidth) << 24) |
342 (flash_read8(addr + 2 * info->portwidth)) |
343 (flash_read8(addr + 3 * info->portwidth) << 8));
wdenkbf9e3b32004-02-12 00:47:09 +0000344#else
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100345 retval = ((flash_read8(addr + 2 * info->portwidth - 1) << 24) |
346 (flash_read8(addr + info->portwidth - 1) << 16) |
347 (flash_read8(addr + 4 * info->portwidth - 1) << 8) |
348 (flash_read8(addr + 3 * info->portwidth - 1)));
wdenkbf9e3b32004-02-12 00:47:09 +0000349#endif
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100350 flash_unmap(info, sect, offset, addr);
351
wdenkbf9e3b32004-02-12 00:47:09 +0000352 return retval;
wdenk5653fc32004-02-08 22:55:38 +0000353}
354
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200355/*
356 * Write a proper sized command to the correct address
357 */
Stefan Roesefa36ae72009-10-27 15:15:55 +0100358void flash_write_cmd (flash_info_t * info, flash_sect_t sect,
359 uint offset, u32 cmd)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200360{
Stefan Roese79b4cda2006-02-28 15:29:58 +0100361
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100362 void *addr;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200363 cfiword_t cword;
364
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100365 addr = flash_map (info, sect, offset);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200366 flash_make_cmd (info, cmd, &cword);
367 switch (info->portwidth) {
368 case FLASH_CFI_8BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100369 debug ("fwc addr %p cmd %x %x 8bit x %d bit\n", addr, cmd,
Ryan Harkin622b9522015-10-23 16:50:51 +0100370 cword.w8, info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
371 flash_write8(cword.w8, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200372 break;
373 case FLASH_CFI_16BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100374 debug ("fwc addr %p cmd %x %4.4x 16bit x %d bit\n", addr,
Ryan Harkin622b9522015-10-23 16:50:51 +0100375 cmd, cword.w16,
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200376 info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
Ryan Harkin622b9522015-10-23 16:50:51 +0100377 flash_write16(cword.w16, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200378 break;
379 case FLASH_CFI_32BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100380 debug ("fwc addr %p cmd %x %8.8x 32bit x %d bit\n", addr,
381 cmd, cword.w32,
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200382 info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
Ryan Harkin622b9522015-10-23 16:50:51 +0100383 flash_write32(cword.w32, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200384 break;
385 case FLASH_CFI_64BIT:
386#ifdef DEBUG
387 {
388 char str[20];
389
Ryan Harkin622b9522015-10-23 16:50:51 +0100390 print_longlong (str, cword.w64);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200391
392 debug ("fwrite addr %p cmd %x %s 64 bit x %d bit\n",
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100393 addr, cmd, str,
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200394 info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
395 }
396#endif
Ryan Harkin622b9522015-10-23 16:50:51 +0100397 flash_write64(cword.w64, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200398 break;
399 }
400
401 /* Ensure all the instructions are fully finished */
402 sync();
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100403
404 flash_unmap(info, sect, offset, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200405}
406
407static void flash_unlock_seq (flash_info_t * info, flash_sect_t sect)
408{
409 flash_write_cmd (info, sect, info->addr_unlock1, AMD_CMD_UNLOCK_START);
410 flash_write_cmd (info, sect, info->addr_unlock2, AMD_CMD_UNLOCK_ACK);
411}
412
413/*-----------------------------------------------------------------------
414 */
415static int flash_isequal (flash_info_t * info, flash_sect_t sect,
416 uint offset, uchar cmd)
417{
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100418 void *addr;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200419 cfiword_t cword;
420 int retval;
421
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100422 addr = flash_map (info, sect, offset);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200423 flash_make_cmd (info, cmd, &cword);
424
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100425 debug ("is= cmd %x(%c) addr %p ", cmd, cmd, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200426 switch (info->portwidth) {
427 case FLASH_CFI_8BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100428 debug ("is= %x %x\n", flash_read8(addr), cword.w8);
429 retval = (flash_read8(addr) == cword.w8);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200430 break;
431 case FLASH_CFI_16BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100432 debug ("is= %4.4x %4.4x\n", flash_read16(addr), cword.w16);
433 retval = (flash_read16(addr) == cword.w16);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200434 break;
435 case FLASH_CFI_32BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100436 debug ("is= %8.8x %8.8x\n", flash_read32(addr), cword.w32);
437 retval = (flash_read32(addr) == cword.w32);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200438 break;
439 case FLASH_CFI_64BIT:
440#ifdef DEBUG
441 {
442 char str1[20];
443 char str2[20];
444
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100445 print_longlong (str1, flash_read64(addr));
Ryan Harkin622b9522015-10-23 16:50:51 +0100446 print_longlong (str2, cword.w64);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200447 debug ("is= %s %s\n", str1, str2);
448 }
449#endif
Ryan Harkin622b9522015-10-23 16:50:51 +0100450 retval = (flash_read64(addr) == cword.w64);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200451 break;
452 default:
453 retval = 0;
454 break;
455 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100456 flash_unmap(info, sect, offset, addr);
457
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200458 return retval;
459}
460
461/*-----------------------------------------------------------------------
462 */
463static int flash_isset (flash_info_t * info, flash_sect_t sect,
464 uint offset, uchar cmd)
465{
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100466 void *addr;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200467 cfiword_t cword;
468 int retval;
469
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100470 addr = flash_map (info, sect, offset);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200471 flash_make_cmd (info, cmd, &cword);
472 switch (info->portwidth) {
473 case FLASH_CFI_8BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100474 retval = ((flash_read8(addr) & cword.w8) == cword.w8);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200475 break;
476 case FLASH_CFI_16BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100477 retval = ((flash_read16(addr) & cword.w16) == cword.w16);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200478 break;
479 case FLASH_CFI_32BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100480 retval = ((flash_read32(addr) & cword.w32) == cword.w32);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200481 break;
482 case FLASH_CFI_64BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100483 retval = ((flash_read64(addr) & cword.w64) == cword.w64);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200484 break;
485 default:
486 retval = 0;
487 break;
488 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100489 flash_unmap(info, sect, offset, addr);
490
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200491 return retval;
492}
493
494/*-----------------------------------------------------------------------
495 */
496static int flash_toggle (flash_info_t * info, flash_sect_t sect,
497 uint offset, uchar cmd)
498{
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100499 void *addr;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200500 cfiword_t cword;
501 int retval;
502
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100503 addr = flash_map (info, sect, offset);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200504 flash_make_cmd (info, cmd, &cword);
505 switch (info->portwidth) {
506 case FLASH_CFI_8BIT:
Stefan Roesefb8c0612008-06-16 10:40:02 +0200507 retval = flash_read8(addr) != flash_read8(addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200508 break;
509 case FLASH_CFI_16BIT:
Stefan Roesefb8c0612008-06-16 10:40:02 +0200510 retval = flash_read16(addr) != flash_read16(addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200511 break;
512 case FLASH_CFI_32BIT:
Stefan Roesefb8c0612008-06-16 10:40:02 +0200513 retval = flash_read32(addr) != flash_read32(addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200514 break;
515 case FLASH_CFI_64BIT:
Wolfgang Denk9abda6b2008-10-31 01:12:28 +0100516 retval = ( (flash_read32( addr ) != flash_read32( addr )) ||
517 (flash_read32(addr+4) != flash_read32(addr+4)) );
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200518 break;
519 default:
520 retval = 0;
521 break;
522 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100523 flash_unmap(info, sect, offset, addr);
524
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200525 return retval;
526}
527
528/*
529 * flash_is_busy - check to see if the flash is busy
530 *
531 * This routine checks the status of the chip and returns true if the
532 * chip is busy.
533 */
534static int flash_is_busy (flash_info_t * info, flash_sect_t sect)
535{
536 int retval;
537
538 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400539 case CFI_CMDSET_INTEL_PROG_REGIONS:
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200540 case CFI_CMDSET_INTEL_STANDARD:
541 case CFI_CMDSET_INTEL_EXTENDED:
542 retval = !flash_isset (info, sect, 0, FLASH_STATUS_DONE);
543 break;
544 case CFI_CMDSET_AMD_STANDARD:
545 case CFI_CMDSET_AMD_EXTENDED:
Michael Schwingen81b20cc2007-12-07 23:35:02 +0100546#ifdef CONFIG_FLASH_CFI_LEGACY
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200547 case CFI_CMDSET_AMD_LEGACY:
548#endif
549 retval = flash_toggle (info, sect, 0, AMD_STATUS_TOGGLE);
550 break;
551 default:
552 retval = 0;
Michael Schwingen81b20cc2007-12-07 23:35:02 +0100553 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200554 debug ("flash_is_busy: %d\n", retval);
555 return retval;
Michael Schwingen81b20cc2007-12-07 23:35:02 +0100556}
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200557
558/*-----------------------------------------------------------------------
559 * wait for XSR.7 to be set. Time out with an error if it does not.
560 * This routine does not set the flash to read-array mode.
561 */
562static int flash_status_check (flash_info_t * info, flash_sect_t sector,
563 ulong tout, char *prompt)
564{
565 ulong start;
566
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200567#if CONFIG_SYS_HZ != 1000
Renato Andreolac40c94a2010-03-24 23:00:47 +0800568 if ((ulong)CONFIG_SYS_HZ > 100000)
569 tout *= (ulong)CONFIG_SYS_HZ / 1000; /* for a big HZ, avoid overflow */
570 else
571 tout = DIV_ROUND_UP(tout * (ulong)CONFIG_SYS_HZ, 1000);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200572#endif
573
574 /* Wait for command completion */
Graeme Russe110c4f2011-07-15 02:18:56 +0000575#ifdef CONFIG_SYS_LOW_RES_TIMER
Thomas Chou22d6c8f2010-04-01 11:15:05 +0800576 reset_timer();
Graeme Russe110c4f2011-07-15 02:18:56 +0000577#endif
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200578 start = get_timer (0);
Jens Scharsig (BuS Elektronik)a9f5fab2012-01-27 09:29:53 +0100579 WATCHDOG_RESET();
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200580 while (flash_is_busy (info, sector)) {
581 if (get_timer (start) > tout) {
582 printf ("Flash %s timeout at address %lx data %lx\n",
583 prompt, info->start[sector],
584 flash_read_long (info, sector, 0));
585 flash_write_cmd (info, sector, 0, info->cmd_reset);
Stefan Roesee303be22013-04-12 19:04:54 +0200586 udelay(1);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200587 return ERR_TIMOUT;
588 }
589 udelay (1); /* also triggers watchdog */
590 }
591 return ERR_OK;
592}
593
594/*-----------------------------------------------------------------------
595 * Wait for XSR.7 to be set, if it times out print an error, otherwise
596 * do a full status check.
597 *
598 * This routine sets the flash to read-array mode.
599 */
600static int flash_full_status_check (flash_info_t * info, flash_sect_t sector,
601 ulong tout, char *prompt)
602{
603 int retcode;
604
605 retcode = flash_status_check (info, sector, tout, prompt);
606 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400607 case CFI_CMDSET_INTEL_PROG_REGIONS:
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200608 case CFI_CMDSET_INTEL_EXTENDED:
609 case CFI_CMDSET_INTEL_STANDARD:
Baruch Siach91693052014-09-04 12:23:09 +0300610 if ((retcode == ERR_OK)
Daniel Schwierzeck55edb9d2016-07-18 14:10:37 +0200611 && !flash_isset(info, sector, 0, FLASH_STATUS_DONE)) {
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200612 retcode = ERR_INVAL;
613 printf ("Flash %s error at address %lx\n", prompt,
614 info->start[sector]);
615 if (flash_isset (info, sector, 0, FLASH_STATUS_ECLBS |
616 FLASH_STATUS_PSLBS)) {
617 puts ("Command Sequence Error.\n");
618 } else if (flash_isset (info, sector, 0,
619 FLASH_STATUS_ECLBS)) {
620 puts ("Block Erase Error.\n");
621 retcode = ERR_NOT_ERASED;
622 } else if (flash_isset (info, sector, 0,
623 FLASH_STATUS_PSLBS)) {
624 puts ("Locking Error\n");
625 }
626 if (flash_isset (info, sector, 0, FLASH_STATUS_DPS)) {
627 puts ("Block locked.\n");
628 retcode = ERR_PROTECTED;
629 }
630 if (flash_isset (info, sector, 0, FLASH_STATUS_VPENS))
631 puts ("Vpp Low Error.\n");
632 }
633 flash_write_cmd (info, sector, 0, info->cmd_reset);
Aaron Williamsa90b9572011-04-12 00:59:04 -0700634 udelay(1);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200635 break;
636 default:
637 break;
638 }
639 return retcode;
640}
641
Thomas Choue5720822010-03-26 08:17:00 +0800642static int use_flash_status_poll(flash_info_t *info)
643{
644#ifdef CONFIG_SYS_CFI_FLASH_STATUS_POLL
645 if (info->vendor == CFI_CMDSET_AMD_EXTENDED ||
646 info->vendor == CFI_CMDSET_AMD_STANDARD)
647 return 1;
648#endif
649 return 0;
650}
651
652static int flash_status_poll(flash_info_t *info, void *src, void *dst,
653 ulong tout, char *prompt)
654{
655#ifdef CONFIG_SYS_CFI_FLASH_STATUS_POLL
656 ulong start;
657 int ready;
658
659#if CONFIG_SYS_HZ != 1000
660 if ((ulong)CONFIG_SYS_HZ > 100000)
661 tout *= (ulong)CONFIG_SYS_HZ / 1000; /* for a big HZ, avoid overflow */
662 else
663 tout = DIV_ROUND_UP(tout * (ulong)CONFIG_SYS_HZ, 1000);
664#endif
665
666 /* Wait for command completion */
Graeme Russe110c4f2011-07-15 02:18:56 +0000667#ifdef CONFIG_SYS_LOW_RES_TIMER
Thomas Chou22d6c8f2010-04-01 11:15:05 +0800668 reset_timer();
Graeme Russe110c4f2011-07-15 02:18:56 +0000669#endif
Thomas Choue5720822010-03-26 08:17:00 +0800670 start = get_timer(0);
Jens Scharsig (BuS Elektronik)a9f5fab2012-01-27 09:29:53 +0100671 WATCHDOG_RESET();
Thomas Choue5720822010-03-26 08:17:00 +0800672 while (1) {
673 switch (info->portwidth) {
674 case FLASH_CFI_8BIT:
675 ready = flash_read8(dst) == flash_read8(src);
676 break;
677 case FLASH_CFI_16BIT:
678 ready = flash_read16(dst) == flash_read16(src);
679 break;
680 case FLASH_CFI_32BIT:
681 ready = flash_read32(dst) == flash_read32(src);
682 break;
683 case FLASH_CFI_64BIT:
684 ready = flash_read64(dst) == flash_read64(src);
685 break;
686 default:
687 ready = 0;
688 break;
689 }
690 if (ready)
691 break;
692 if (get_timer(start) > tout) {
693 printf("Flash %s timeout at address %lx data %lx\n",
694 prompt, (ulong)dst, (ulong)flash_read8(dst));
695 return ERR_TIMOUT;
696 }
697 udelay(1); /* also triggers watchdog */
698 }
699#endif /* CONFIG_SYS_CFI_FLASH_STATUS_POLL */
700 return ERR_OK;
701}
702
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200703/*-----------------------------------------------------------------------
704 */
705static void flash_add_byte (flash_info_t * info, cfiword_t * cword, uchar c)
706{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200707#if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200708 unsigned short w;
709 unsigned int l;
710 unsigned long long ll;
711#endif
712
713 switch (info->portwidth) {
714 case FLASH_CFI_8BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100715 cword->w8 = c;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200716 break;
717 case FLASH_CFI_16BIT:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200718#if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200719 w = c;
720 w <<= 8;
Ryan Harkin622b9522015-10-23 16:50:51 +0100721 cword->w16 = (cword->w16 >> 8) | w;
Michael Schwingen81b20cc2007-12-07 23:35:02 +0100722#else
Ryan Harkin622b9522015-10-23 16:50:51 +0100723 cword->w16 = (cword->w16 << 8) | c;
Michael Schwingen81b20cc2007-12-07 23:35:02 +0100724#endif
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200725 break;
726 case FLASH_CFI_32BIT:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200727#if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200728 l = c;
729 l <<= 24;
Ryan Harkin622b9522015-10-23 16:50:51 +0100730 cword->w32 = (cword->w32 >> 8) | l;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200731#else
Ryan Harkin622b9522015-10-23 16:50:51 +0100732 cword->w32 = (cword->w32 << 8) | c;
Stefan Roese2662b402006-04-01 13:41:03 +0200733#endif
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200734 break;
735 case FLASH_CFI_64BIT:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200736#if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200737 ll = c;
738 ll <<= 56;
Ryan Harkin622b9522015-10-23 16:50:51 +0100739 cword->w64 = (cword->w64 >> 8) | ll;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200740#else
Ryan Harkin622b9522015-10-23 16:50:51 +0100741 cword->w64 = (cword->w64 << 8) | c;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200742#endif
743 break;
wdenk5653fc32004-02-08 22:55:38 +0000744 }
wdenk5653fc32004-02-08 22:55:38 +0000745}
746
Jens Gehrlein0f8e8512008-12-16 17:25:55 +0100747/*
748 * Loop through the sector table starting from the previously found sector.
749 * Searches forwards or backwards, dependent on the passed address.
wdenk5653fc32004-02-08 22:55:38 +0000750 */
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200751static flash_sect_t find_sector (flash_info_t * info, ulong addr)
wdenk7680c142005-05-16 15:23:22 +0000752{
Kim Phillips11dc4012012-10-29 13:34:45 +0000753 static flash_sect_t saved_sector; /* previously found sector */
Stefan Roesee303be22013-04-12 19:04:54 +0200754 static flash_info_t *saved_info; /* previously used flash bank */
Jens Gehrlein0f8e8512008-12-16 17:25:55 +0100755 flash_sect_t sector = saved_sector;
wdenk7680c142005-05-16 15:23:22 +0000756
Stefan Roesee303be22013-04-12 19:04:54 +0200757 if ((info != saved_info) || (sector >= info->sector_count))
758 sector = 0;
759
Jens Gehrlein0f8e8512008-12-16 17:25:55 +0100760 while ((info->start[sector] < addr)
761 && (sector < info->sector_count - 1))
762 sector++;
763 while ((info->start[sector] > addr) && (sector > 0))
764 /*
765 * also decrements the sector in case of an overshot
766 * in the first loop
767 */
768 sector--;
769
770 saved_sector = sector;
Stefan Roesee303be22013-04-12 19:04:54 +0200771 saved_info = info;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200772 return sector;
wdenk7680c142005-05-16 15:23:22 +0000773}
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200774
775/*-----------------------------------------------------------------------
776 */
777static int flash_write_cfiword (flash_info_t * info, ulong dest,
778 cfiword_t cword)
779{
Becky Bruce09ce9922009-02-02 16:34:51 -0600780 void *dstaddr = (void *)dest;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200781 int flag;
Jens Gehrleina7292872008-12-16 17:25:54 +0100782 flash_sect_t sect = 0;
783 char sect_found = 0;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200784
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200785 /* Check if Flash is (sufficiently) erased */
786 switch (info->portwidth) {
787 case FLASH_CFI_8BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100788 flag = ((flash_read8(dstaddr) & cword.w8) == cword.w8);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200789 break;
790 case FLASH_CFI_16BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100791 flag = ((flash_read16(dstaddr) & cword.w16) == cword.w16);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200792 break;
793 case FLASH_CFI_32BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100794 flag = ((flash_read32(dstaddr) & cword.w32) == cword.w32);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200795 break;
796 case FLASH_CFI_64BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100797 flag = ((flash_read64(dstaddr) & cword.w64) == cword.w64);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200798 break;
799 default:
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100800 flag = 0;
801 break;
802 }
Becky Bruce09ce9922009-02-02 16:34:51 -0600803 if (!flag)
Stefan Roese0dc80e22007-12-27 07:50:54 +0100804 return ERR_NOT_ERASED;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200805
806 /* Disable interrupts which might cause a timeout here */
807 flag = disable_interrupts ();
808
809 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400810 case CFI_CMDSET_INTEL_PROG_REGIONS:
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200811 case CFI_CMDSET_INTEL_EXTENDED:
812 case CFI_CMDSET_INTEL_STANDARD:
813 flash_write_cmd (info, 0, 0, FLASH_CMD_CLEAR_STATUS);
814 flash_write_cmd (info, 0, 0, FLASH_CMD_WRITE);
815 break;
816 case CFI_CMDSET_AMD_EXTENDED:
817 case CFI_CMDSET_AMD_STANDARD:
Ed Swarthout0d01f662008-10-09 01:26:36 -0500818 sect = find_sector(info, dest);
819 flash_unlock_seq (info, sect);
820 flash_write_cmd (info, sect, info->addr_unlock1, AMD_CMD_WRITE);
Jens Gehrleina7292872008-12-16 17:25:54 +0100821 sect_found = 1;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200822 break;
Po-Yu Chuangb4db4a72009-07-10 18:03:57 +0800823#ifdef CONFIG_FLASH_CFI_LEGACY
824 case CFI_CMDSET_AMD_LEGACY:
825 sect = find_sector(info, dest);
826 flash_unlock_seq (info, 0);
827 flash_write_cmd (info, 0, info->addr_unlock1, AMD_CMD_WRITE);
828 sect_found = 1;
829 break;
830#endif
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200831 }
832
833 switch (info->portwidth) {
834 case FLASH_CFI_8BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100835 flash_write8(cword.w8, dstaddr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200836 break;
837 case FLASH_CFI_16BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100838 flash_write16(cword.w16, dstaddr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200839 break;
840 case FLASH_CFI_32BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100841 flash_write32(cword.w32, dstaddr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200842 break;
843 case FLASH_CFI_64BIT:
Ryan Harkin622b9522015-10-23 16:50:51 +0100844 flash_write64(cword.w64, dstaddr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200845 break;
846 }
847
848 /* re-enable interrupts if necessary */
849 if (flag)
850 enable_interrupts ();
851
Jens Gehrleina7292872008-12-16 17:25:54 +0100852 if (!sect_found)
853 sect = find_sector (info, dest);
854
Thomas Choue5720822010-03-26 08:17:00 +0800855 if (use_flash_status_poll(info))
856 return flash_status_poll(info, &cword, dstaddr,
857 info->write_tout, "write");
858 else
859 return flash_full_status_check(info, sect,
860 info->write_tout, "write");
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200861}
862
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200863#ifdef CONFIG_SYS_FLASH_USE_BUFFER_WRITE
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200864
865static int flash_write_cfibuffer (flash_info_t * info, ulong dest, uchar * cp,
866 int len)
867{
868 flash_sect_t sector;
869 int cnt;
870 int retcode;
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100871 void *src = cp;
Stefan Roeseec21d5c2009-02-05 11:25:57 +0100872 void *dst = (void *)dest;
Stefan Roese0dc80e22007-12-27 07:50:54 +0100873 void *dst2 = dst;
Tao Hou85c344e2012-03-15 23:33:58 +0800874 int flag = 1;
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200875 uint offset = 0;
876 unsigned int shift;
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400877 uchar write_cmd;
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100878
Stefan Roese0dc80e22007-12-27 07:50:54 +0100879 switch (info->portwidth) {
880 case FLASH_CFI_8BIT:
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200881 shift = 0;
Stefan Roese0dc80e22007-12-27 07:50:54 +0100882 break;
883 case FLASH_CFI_16BIT:
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200884 shift = 1;
Stefan Roese0dc80e22007-12-27 07:50:54 +0100885 break;
886 case FLASH_CFI_32BIT:
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200887 shift = 2;
Stefan Roese0dc80e22007-12-27 07:50:54 +0100888 break;
889 case FLASH_CFI_64BIT:
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200890 shift = 3;
Stefan Roese0dc80e22007-12-27 07:50:54 +0100891 break;
892 default:
893 retcode = ERR_INVAL;
894 goto out_unmap;
895 }
896
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200897 cnt = len >> shift;
898
Tao Hou85c344e2012-03-15 23:33:58 +0800899 while ((cnt-- > 0) && (flag == 1)) {
Stefan Roese0dc80e22007-12-27 07:50:54 +0100900 switch (info->portwidth) {
901 case FLASH_CFI_8BIT:
902 flag = ((flash_read8(dst2) & flash_read8(src)) ==
903 flash_read8(src));
904 src += 1, dst2 += 1;
905 break;
906 case FLASH_CFI_16BIT:
907 flag = ((flash_read16(dst2) & flash_read16(src)) ==
908 flash_read16(src));
909 src += 2, dst2 += 2;
910 break;
911 case FLASH_CFI_32BIT:
912 flag = ((flash_read32(dst2) & flash_read32(src)) ==
913 flash_read32(src));
914 src += 4, dst2 += 4;
915 break;
916 case FLASH_CFI_64BIT:
917 flag = ((flash_read64(dst2) & flash_read64(src)) ==
918 flash_read64(src));
919 src += 8, dst2 += 8;
920 break;
921 }
922 }
923 if (!flag) {
924 retcode = ERR_NOT_ERASED;
925 goto out_unmap;
926 }
927
928 src = cp;
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100929 sector = find_sector (info, dest);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200930
931 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400932 case CFI_CMDSET_INTEL_PROG_REGIONS:
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200933 case CFI_CMDSET_INTEL_STANDARD:
934 case CFI_CMDSET_INTEL_EXTENDED:
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400935 write_cmd = (info->vendor == CFI_CMDSET_INTEL_PROG_REGIONS) ?
936 FLASH_CMD_WRITE_BUFFER_PROG : FLASH_CMD_WRITE_TO_BUFFER;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200937 flash_write_cmd (info, sector, 0, FLASH_CMD_CLEAR_STATUS);
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400938 flash_write_cmd (info, sector, 0, FLASH_CMD_READ_STATUS);
939 flash_write_cmd (info, sector, 0, write_cmd);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200940 retcode = flash_status_check (info, sector,
941 info->buffer_write_tout,
942 "write to buffer");
943 if (retcode == ERR_OK) {
944 /* reduce the number of loops by the width of
945 * the port */
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200946 cnt = len >> shift;
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400947 flash_write_cmd (info, sector, 0, cnt - 1);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200948 while (cnt-- > 0) {
949 switch (info->portwidth) {
950 case FLASH_CFI_8BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100951 flash_write8(flash_read8(src), dst);
952 src += 1, dst += 1;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200953 break;
954 case FLASH_CFI_16BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100955 flash_write16(flash_read16(src), dst);
956 src += 2, dst += 2;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200957 break;
958 case FLASH_CFI_32BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100959 flash_write32(flash_read32(src), dst);
960 src += 4, dst += 4;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200961 break;
962 case FLASH_CFI_64BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100963 flash_write64(flash_read64(src), dst);
964 src += 8, dst += 8;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200965 break;
966 default:
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100967 retcode = ERR_INVAL;
968 goto out_unmap;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200969 }
970 }
971 flash_write_cmd (info, sector, 0,
972 FLASH_CMD_WRITE_BUFFER_CONFIRM);
973 retcode = flash_full_status_check (
974 info, sector, info->buffer_write_tout,
975 "buffer write");
976 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100977
978 break;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200979
980 case CFI_CMDSET_AMD_STANDARD:
981 case CFI_CMDSET_AMD_EXTENDED:
Rouven Behr7570a0c2016-04-10 13:38:13 +0200982 flash_unlock_seq(info, sector);
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200983
984#ifdef CONFIG_FLASH_SPANSION_S29WS_N
985 offset = ((unsigned long)dst - info->start[sector]) >> shift;
986#endif
987 flash_write_cmd(info, sector, offset, AMD_CMD_WRITE_TO_BUFFER);
988 cnt = len >> shift;
John Schmoller7dedefd2009-08-12 10:55:47 -0500989 flash_write_cmd(info, sector, offset, cnt - 1);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200990
991 switch (info->portwidth) {
992 case FLASH_CFI_8BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100993 while (cnt-- > 0) {
994 flash_write8(flash_read8(src), dst);
995 src += 1, dst += 1;
996 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200997 break;
998 case FLASH_CFI_16BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100999 while (cnt-- > 0) {
1000 flash_write16(flash_read16(src), dst);
1001 src += 2, dst += 2;
1002 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001003 break;
1004 case FLASH_CFI_32BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +01001005 while (cnt-- > 0) {
1006 flash_write32(flash_read32(src), dst);
1007 src += 4, dst += 4;
1008 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001009 break;
1010 case FLASH_CFI_64BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +01001011 while (cnt-- > 0) {
1012 flash_write64(flash_read64(src), dst);
1013 src += 8, dst += 8;
1014 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001015 break;
1016 default:
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001017 retcode = ERR_INVAL;
1018 goto out_unmap;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001019 }
1020
1021 flash_write_cmd (info, sector, 0, AMD_CMD_WRITE_BUFFER_CONFIRM);
Thomas Choue5720822010-03-26 08:17:00 +08001022 if (use_flash_status_poll(info))
1023 retcode = flash_status_poll(info, src - (1 << shift),
1024 dst - (1 << shift),
1025 info->buffer_write_tout,
1026 "buffer write");
1027 else
1028 retcode = flash_full_status_check(info, sector,
1029 info->buffer_write_tout,
1030 "buffer write");
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001031 break;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001032
1033 default:
1034 debug ("Unknown Command Set\n");
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001035 retcode = ERR_INVAL;
1036 break;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001037 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001038
1039out_unmap:
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001040 return retcode;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001041}
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001042#endif /* CONFIG_SYS_FLASH_USE_BUFFER_WRITE */
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001043
wdenk7680c142005-05-16 15:23:22 +00001044
1045/*-----------------------------------------------------------------------
1046 */
wdenkbf9e3b32004-02-12 00:47:09 +00001047int flash_erase (flash_info_t * info, int s_first, int s_last)
wdenk5653fc32004-02-08 22:55:38 +00001048{
1049 int rcode = 0;
1050 int prot;
1051 flash_sect_t sect;
Thomas Choue5720822010-03-26 08:17:00 +08001052 int st;
wdenk5653fc32004-02-08 22:55:38 +00001053
wdenkbf9e3b32004-02-12 00:47:09 +00001054 if (info->flash_id != FLASH_MAN_CFI) {
wdenk4b9206e2004-03-23 22:14:11 +00001055 puts ("Can't erase unknown flash type - aborted\n");
wdenk5653fc32004-02-08 22:55:38 +00001056 return 1;
1057 }
1058 if ((s_first < 0) || (s_first > s_last)) {
wdenk4b9206e2004-03-23 22:14:11 +00001059 puts ("- no sectors to erase\n");
wdenk5653fc32004-02-08 22:55:38 +00001060 return 1;
1061 }
1062
1063 prot = 0;
wdenkbf9e3b32004-02-12 00:47:09 +00001064 for (sect = s_first; sect <= s_last; ++sect) {
wdenk5653fc32004-02-08 22:55:38 +00001065 if (info->protect[sect]) {
1066 prot++;
1067 }
1068 }
1069 if (prot) {
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001070 printf ("- Warning: %d protected sectors will not be erased!\n",
1071 prot);
Piotr Ziecik6ea808e2008-11-17 15:49:32 +01001072 } else if (flash_verbose) {
wdenk4b9206e2004-03-23 22:14:11 +00001073 putc ('\n');
wdenk5653fc32004-02-08 22:55:38 +00001074 }
1075
1076
wdenkbf9e3b32004-02-12 00:47:09 +00001077 for (sect = s_first; sect <= s_last; sect++) {
Joe Hershbergerde15a062012-08-17 15:36:41 -05001078 if (ctrlc()) {
1079 printf("\n");
1080 return 1;
1081 }
1082
wdenk5653fc32004-02-08 22:55:38 +00001083 if (info->protect[sect] == 0) { /* not protected */
Joe Hershberger6822a642012-08-17 15:36:40 -05001084#ifdef CONFIG_SYS_FLASH_CHECK_BLANK_BEFORE_ERASE
1085 int k;
1086 int size;
1087 int erased;
1088 u32 *flash;
1089
1090 /*
1091 * Check if whole sector is erased
1092 */
1093 size = flash_sector_size(info, sect);
1094 erased = 1;
1095 flash = (u32 *)info->start[sect];
1096 /* divide by 4 for longword access */
1097 size = size >> 2;
1098 for (k = 0; k < size; k++) {
1099 if (flash_read32(flash++) != 0xffffffff) {
1100 erased = 0;
1101 break;
1102 }
1103 }
1104 if (erased) {
1105 if (flash_verbose)
1106 putc(',');
1107 continue;
1108 }
1109#endif
wdenkbf9e3b32004-02-12 00:47:09 +00001110 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04001111 case CFI_CMDSET_INTEL_PROG_REGIONS:
wdenk5653fc32004-02-08 22:55:38 +00001112 case CFI_CMDSET_INTEL_STANDARD:
1113 case CFI_CMDSET_INTEL_EXTENDED:
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001114 flash_write_cmd (info, sect, 0,
1115 FLASH_CMD_CLEAR_STATUS);
1116 flash_write_cmd (info, sect, 0,
1117 FLASH_CMD_BLOCK_ERASE);
1118 flash_write_cmd (info, sect, 0,
1119 FLASH_CMD_ERASE_CONFIRM);
wdenk5653fc32004-02-08 22:55:38 +00001120 break;
1121 case CFI_CMDSET_AMD_STANDARD:
1122 case CFI_CMDSET_AMD_EXTENDED:
wdenkbf9e3b32004-02-12 00:47:09 +00001123 flash_unlock_seq (info, sect);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001124 flash_write_cmd (info, sect,
1125 info->addr_unlock1,
1126 AMD_CMD_ERASE_START);
wdenkbf9e3b32004-02-12 00:47:09 +00001127 flash_unlock_seq (info, sect);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001128 flash_write_cmd (info, sect, 0,
Angelo Dureghello07b2c5c2012-12-01 01:14:18 +01001129 info->cmd_erase_sector);
wdenk5653fc32004-02-08 22:55:38 +00001130 break;
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001131#ifdef CONFIG_FLASH_CFI_LEGACY
1132 case CFI_CMDSET_AMD_LEGACY:
1133 flash_unlock_seq (info, 0);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001134 flash_write_cmd (info, 0, info->addr_unlock1,
1135 AMD_CMD_ERASE_START);
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001136 flash_unlock_seq (info, 0);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001137 flash_write_cmd (info, sect, 0,
1138 AMD_CMD_ERASE_SECTOR);
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001139 break;
1140#endif
wdenk5653fc32004-02-08 22:55:38 +00001141 default:
wdenkbf9e3b32004-02-12 00:47:09 +00001142 debug ("Unkown flash vendor %d\n",
1143 info->vendor);
wdenk5653fc32004-02-08 22:55:38 +00001144 break;
1145 }
1146
Thomas Choue5720822010-03-26 08:17:00 +08001147 if (use_flash_status_poll(info)) {
Kim Phillips11dc4012012-10-29 13:34:45 +00001148 cfiword_t cword;
Thomas Choue5720822010-03-26 08:17:00 +08001149 void *dest;
Ryan Harkin622b9522015-10-23 16:50:51 +01001150 cword.w64 = 0xffffffffffffffffULL;
Thomas Choue5720822010-03-26 08:17:00 +08001151 dest = flash_map(info, sect, 0);
1152 st = flash_status_poll(info, &cword, dest,
1153 info->erase_blk_tout, "erase");
1154 flash_unmap(info, sect, 0, dest);
1155 } else
1156 st = flash_full_status_check(info, sect,
1157 info->erase_blk_tout,
1158 "erase");
1159 if (st)
wdenk5653fc32004-02-08 22:55:38 +00001160 rcode = 1;
Thomas Choue5720822010-03-26 08:17:00 +08001161 else if (flash_verbose)
wdenk4b9206e2004-03-23 22:14:11 +00001162 putc ('.');
wdenk5653fc32004-02-08 22:55:38 +00001163 }
1164 }
Piotr Ziecik6ea808e2008-11-17 15:49:32 +01001165
1166 if (flash_verbose)
1167 puts (" done\n");
1168
wdenk5653fc32004-02-08 22:55:38 +00001169 return rcode;
1170}
1171
Stefan Roese70084df2010-08-13 09:36:36 +02001172#ifdef CONFIG_SYS_FLASH_EMPTY_INFO
1173static int sector_erased(flash_info_t *info, int i)
1174{
1175 int k;
1176 int size;
Stefan Roese4d2ca9d2010-10-25 18:31:39 +02001177 u32 *flash;
Stefan Roese70084df2010-08-13 09:36:36 +02001178
1179 /*
1180 * Check if whole sector is erased
1181 */
1182 size = flash_sector_size(info, i);
Stefan Roese4d2ca9d2010-10-25 18:31:39 +02001183 flash = (u32 *)info->start[i];
Stefan Roese70084df2010-08-13 09:36:36 +02001184 /* divide by 4 for longword access */
1185 size = size >> 2;
1186
1187 for (k = 0; k < size; k++) {
Stefan Roese4d2ca9d2010-10-25 18:31:39 +02001188 if (flash_read32(flash++) != 0xffffffff)
Stefan Roese70084df2010-08-13 09:36:36 +02001189 return 0; /* not erased */
1190 }
1191
1192 return 1; /* erased */
1193}
1194#endif /* CONFIG_SYS_FLASH_EMPTY_INFO */
1195
wdenkbf9e3b32004-02-12 00:47:09 +00001196void flash_print_info (flash_info_t * info)
wdenk5653fc32004-02-08 22:55:38 +00001197{
1198 int i;
1199
1200 if (info->flash_id != FLASH_MAN_CFI) {
wdenk4b9206e2004-03-23 22:14:11 +00001201 puts ("missing or unknown FLASH type\n");
wdenk5653fc32004-02-08 22:55:38 +00001202 return;
1203 }
1204
Peter Tysereddf52b2010-12-28 18:12:05 -06001205 printf ("%s flash (%d x %d)",
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001206 info->name,
wdenkbf9e3b32004-02-12 00:47:09 +00001207 (info->portwidth << 3), (info->chipwidth << 3));
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001208 if (info->size < 1024*1024)
1209 printf (" Size: %ld kB in %d Sectors\n",
1210 info->size >> 10, info->sector_count);
1211 else
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001212 printf (" Size: %ld MB in %d Sectors\n",
1213 info->size >> 20, info->sector_count);
Stefan Roese260421a2006-11-13 13:55:24 +01001214 printf (" ");
1215 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04001216 case CFI_CMDSET_INTEL_PROG_REGIONS:
1217 printf ("Intel Prog Regions");
1218 break;
Stefan Roese260421a2006-11-13 13:55:24 +01001219 case CFI_CMDSET_INTEL_STANDARD:
1220 printf ("Intel Standard");
1221 break;
1222 case CFI_CMDSET_INTEL_EXTENDED:
1223 printf ("Intel Extended");
1224 break;
1225 case CFI_CMDSET_AMD_STANDARD:
1226 printf ("AMD Standard");
1227 break;
1228 case CFI_CMDSET_AMD_EXTENDED:
1229 printf ("AMD Extended");
1230 break;
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001231#ifdef CONFIG_FLASH_CFI_LEGACY
1232 case CFI_CMDSET_AMD_LEGACY:
1233 printf ("AMD Legacy");
1234 break;
1235#endif
Stefan Roese260421a2006-11-13 13:55:24 +01001236 default:
1237 printf ("Unknown (%d)", info->vendor);
1238 break;
1239 }
Philippe De Muyterd77c7ac2010-08-10 16:54:52 +02001240 printf (" command set, Manufacturer ID: 0x%02X, Device ID: 0x",
1241 info->manufacturer_id);
1242 printf (info->chipwidth == FLASH_CFI_16BIT ? "%04X" : "%02X",
1243 info->device_id);
Heiko Schocher5b448ad2011-04-11 14:16:19 +02001244 if ((info->device_id & 0xff) == 0x7E) {
1245 printf(info->chipwidth == FLASH_CFI_16BIT ? "%04X" : "%02X",
1246 info->device_id2);
Stefan Roese260421a2006-11-13 13:55:24 +01001247 }
Stefan Roesed2af0282012-12-06 15:44:12 +01001248 if ((info->vendor == CFI_CMDSET_AMD_STANDARD) && (info->legacy_unlock))
1249 printf("\n Advanced Sector Protection (PPB) enabled");
Stefan Roese260421a2006-11-13 13:55:24 +01001250 printf ("\n Erase timeout: %ld ms, write timeout: %ld ms\n",
wdenk028ab6b2004-02-23 23:54:43 +00001251 info->erase_blk_tout,
Stefan Roese260421a2006-11-13 13:55:24 +01001252 info->write_tout);
1253 if (info->buffer_size > 1) {
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001254 printf (" Buffer write timeout: %ld ms, "
1255 "buffer size: %d bytes\n",
wdenk028ab6b2004-02-23 23:54:43 +00001256 info->buffer_write_tout,
1257 info->buffer_size);
Stefan Roese260421a2006-11-13 13:55:24 +01001258 }
wdenk5653fc32004-02-08 22:55:38 +00001259
Stefan Roese260421a2006-11-13 13:55:24 +01001260 puts ("\n Sector Start Addresses:");
wdenkbf9e3b32004-02-12 00:47:09 +00001261 for (i = 0; i < info->sector_count; ++i) {
Kim Phillips2e973942010-07-26 18:35:39 -05001262 if (ctrlc())
Stefan Roese70084df2010-08-13 09:36:36 +02001263 break;
Stefan Roese260421a2006-11-13 13:55:24 +01001264 if ((i % 5) == 0)
Stefan Roese70084df2010-08-13 09:36:36 +02001265 putc('\n');
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001266#ifdef CONFIG_SYS_FLASH_EMPTY_INFO
wdenk5653fc32004-02-08 22:55:38 +00001267 /* print empty and read-only info */
Stefan Roese260421a2006-11-13 13:55:24 +01001268 printf (" %08lX %c %s ",
wdenk5653fc32004-02-08 22:55:38 +00001269 info->start[i],
Stefan Roese70084df2010-08-13 09:36:36 +02001270 sector_erased(info, i) ? 'E' : ' ',
Stefan Roese260421a2006-11-13 13:55:24 +01001271 info->protect[i] ? "RO" : " ");
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001272#else /* ! CONFIG_SYS_FLASH_EMPTY_INFO */
Stefan Roese260421a2006-11-13 13:55:24 +01001273 printf (" %08lX %s ",
1274 info->start[i],
1275 info->protect[i] ? "RO" : " ");
wdenk5653fc32004-02-08 22:55:38 +00001276#endif
1277 }
wdenk4b9206e2004-03-23 22:14:11 +00001278 putc ('\n');
wdenk5653fc32004-02-08 22:55:38 +00001279 return;
1280}
1281
1282/*-----------------------------------------------------------------------
Jerry Van Baren9a042e92008-03-08 13:48:01 -05001283 * This is used in a few places in write_buf() to show programming
1284 * progress. Making it a function is nasty because it needs to do side
1285 * effect updates to digit and dots. Repeated code is nasty too, so
1286 * we define it once here.
1287 */
Stefan Roesef0105722008-03-19 07:09:26 +01001288#ifdef CONFIG_FLASH_SHOW_PROGRESS
1289#define FLASH_SHOW_PROGRESS(scale, dots, digit, dots_sub) \
Piotr Ziecik6ea808e2008-11-17 15:49:32 +01001290 if (flash_verbose) { \
1291 dots -= dots_sub; \
1292 if ((scale > 0) && (dots <= 0)) { \
1293 if ((digit % 5) == 0) \
1294 printf ("%d", digit / 5); \
1295 else \
1296 putc ('.'); \
1297 digit--; \
1298 dots += scale; \
1299 } \
Jerry Van Baren9a042e92008-03-08 13:48:01 -05001300 }
Stefan Roesef0105722008-03-19 07:09:26 +01001301#else
1302#define FLASH_SHOW_PROGRESS(scale, dots, digit, dots_sub)
1303#endif
Jerry Van Baren9a042e92008-03-08 13:48:01 -05001304
1305/*-----------------------------------------------------------------------
wdenk5653fc32004-02-08 22:55:38 +00001306 * Copy memory to flash, returns:
1307 * 0 - OK
1308 * 1 - write timeout
1309 * 2 - Flash not erased
1310 */
wdenkbf9e3b32004-02-12 00:47:09 +00001311int write_buff (flash_info_t * info, uchar * src, ulong addr, ulong cnt)
wdenk5653fc32004-02-08 22:55:38 +00001312{
1313 ulong wp;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001314 uchar *p;
wdenk5653fc32004-02-08 22:55:38 +00001315 int aln;
1316 cfiword_t cword;
1317 int i, rc;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001318#ifdef CONFIG_SYS_FLASH_USE_BUFFER_WRITE
wdenkbf9e3b32004-02-12 00:47:09 +00001319 int buffered_size;
1320#endif
Jerry Van Baren9a042e92008-03-08 13:48:01 -05001321#ifdef CONFIG_FLASH_SHOW_PROGRESS
1322 int digit = CONFIG_FLASH_SHOW_PROGRESS;
1323 int scale = 0;
1324 int dots = 0;
1325
1326 /*
1327 * Suppress if there are fewer than CONFIG_FLASH_SHOW_PROGRESS writes.
1328 */
1329 if (cnt >= CONFIG_FLASH_SHOW_PROGRESS) {
1330 scale = (int)((cnt + CONFIG_FLASH_SHOW_PROGRESS - 1) /
1331 CONFIG_FLASH_SHOW_PROGRESS);
1332 }
1333#endif
1334
wdenkbf9e3b32004-02-12 00:47:09 +00001335 /* get lower aligned address */
wdenk5653fc32004-02-08 22:55:38 +00001336 wp = (addr & ~(info->portwidth - 1));
1337
1338 /* handle unaligned start */
wdenkbf9e3b32004-02-12 00:47:09 +00001339 if ((aln = addr - wp) != 0) {
Ryan Harkin622b9522015-10-23 16:50:51 +01001340 cword.w32 = 0;
Becky Bruce09ce9922009-02-02 16:34:51 -06001341 p = (uchar *)wp;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001342 for (i = 0; i < aln; ++i)
1343 flash_add_byte (info, &cword, flash_read8(p + i));
wdenk5653fc32004-02-08 22:55:38 +00001344
wdenkbf9e3b32004-02-12 00:47:09 +00001345 for (; (i < info->portwidth) && (cnt > 0); i++) {
1346 flash_add_byte (info, &cword, *src++);
wdenk5653fc32004-02-08 22:55:38 +00001347 cnt--;
wdenk5653fc32004-02-08 22:55:38 +00001348 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001349 for (; (cnt == 0) && (i < info->portwidth); ++i)
1350 flash_add_byte (info, &cword, flash_read8(p + i));
1351
1352 rc = flash_write_cfiword (info, wp, cword);
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001353 if (rc != 0)
wdenk5653fc32004-02-08 22:55:38 +00001354 return rc;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001355
1356 wp += i;
Stefan Roesef0105722008-03-19 07:09:26 +01001357 FLASH_SHOW_PROGRESS(scale, dots, digit, i);
wdenk5653fc32004-02-08 22:55:38 +00001358 }
1359
wdenkbf9e3b32004-02-12 00:47:09 +00001360 /* handle the aligned part */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001361#ifdef CONFIG_SYS_FLASH_USE_BUFFER_WRITE
wdenkbf9e3b32004-02-12 00:47:09 +00001362 buffered_size = (info->portwidth / info->chipwidth);
1363 buffered_size *= info->buffer_size;
1364 while (cnt >= info->portwidth) {
Stefan Roese79b4cda2006-02-28 15:29:58 +01001365 /* prohibit buffer write when buffer_size is 1 */
1366 if (info->buffer_size == 1) {
Ryan Harkin622b9522015-10-23 16:50:51 +01001367 cword.w32 = 0;
Stefan Roese79b4cda2006-02-28 15:29:58 +01001368 for (i = 0; i < info->portwidth; i++)
1369 flash_add_byte (info, &cword, *src++);
1370 if ((rc = flash_write_cfiword (info, wp, cword)) != 0)
1371 return rc;
1372 wp += info->portwidth;
1373 cnt -= info->portwidth;
1374 continue;
1375 }
1376
1377 /* write buffer until next buffered_size aligned boundary */
1378 i = buffered_size - (wp % buffered_size);
1379 if (i > cnt)
1380 i = cnt;
wdenkbf9e3b32004-02-12 00:47:09 +00001381 if ((rc = flash_write_cfibuffer (info, wp, src, i)) != ERR_OK)
wdenk5653fc32004-02-08 22:55:38 +00001382 return rc;
Wolfgang Denk8d4ba3d2005-08-12 22:35:59 +02001383 i -= i & (info->portwidth - 1);
wdenk5653fc32004-02-08 22:55:38 +00001384 wp += i;
1385 src += i;
wdenkbf9e3b32004-02-12 00:47:09 +00001386 cnt -= i;
Stefan Roesef0105722008-03-19 07:09:26 +01001387 FLASH_SHOW_PROGRESS(scale, dots, digit, i);
Joe Hershbergerde15a062012-08-17 15:36:41 -05001388 /* Only check every once in a while */
1389 if ((cnt & 0xFFFF) < buffered_size && ctrlc())
1390 return ERR_ABORTED;
wdenk5653fc32004-02-08 22:55:38 +00001391 }
1392#else
wdenkbf9e3b32004-02-12 00:47:09 +00001393 while (cnt >= info->portwidth) {
Ryan Harkin622b9522015-10-23 16:50:51 +01001394 cword.w32 = 0;
wdenkbf9e3b32004-02-12 00:47:09 +00001395 for (i = 0; i < info->portwidth; i++) {
1396 flash_add_byte (info, &cword, *src++);
wdenk5653fc32004-02-08 22:55:38 +00001397 }
wdenkbf9e3b32004-02-12 00:47:09 +00001398 if ((rc = flash_write_cfiword (info, wp, cword)) != 0)
wdenk5653fc32004-02-08 22:55:38 +00001399 return rc;
1400 wp += info->portwidth;
1401 cnt -= info->portwidth;
Stefan Roesef0105722008-03-19 07:09:26 +01001402 FLASH_SHOW_PROGRESS(scale, dots, digit, info->portwidth);
Joe Hershbergerde15a062012-08-17 15:36:41 -05001403 /* Only check every once in a while */
1404 if ((cnt & 0xFFFF) < info->portwidth && ctrlc())
1405 return ERR_ABORTED;
wdenk5653fc32004-02-08 22:55:38 +00001406 }
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001407#endif /* CONFIG_SYS_FLASH_USE_BUFFER_WRITE */
Jerry Van Baren9a042e92008-03-08 13:48:01 -05001408
wdenk5653fc32004-02-08 22:55:38 +00001409 if (cnt == 0) {
1410 return (0);
1411 }
1412
1413 /*
1414 * handle unaligned tail bytes
1415 */
Ryan Harkin622b9522015-10-23 16:50:51 +01001416 cword.w32 = 0;
Becky Bruce09ce9922009-02-02 16:34:51 -06001417 p = (uchar *)wp;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001418 for (i = 0; (i < info->portwidth) && (cnt > 0); ++i) {
wdenkbf9e3b32004-02-12 00:47:09 +00001419 flash_add_byte (info, &cword, *src++);
wdenk5653fc32004-02-08 22:55:38 +00001420 --cnt;
1421 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001422 for (; i < info->portwidth; ++i)
1423 flash_add_byte (info, &cword, flash_read8(p + i));
wdenk5653fc32004-02-08 22:55:38 +00001424
wdenkbf9e3b32004-02-12 00:47:09 +00001425 return flash_write_cfiword (info, wp, cword);
wdenk5653fc32004-02-08 22:55:38 +00001426}
1427
Stefan Roese20043a42012-12-06 15:44:09 +01001428static inline int manufact_match(flash_info_t *info, u32 manu)
1429{
1430 return info->manufacturer_id == ((manu & FLASH_VENDMASK) >> 16);
1431}
1432
wdenk5653fc32004-02-08 22:55:38 +00001433/*-----------------------------------------------------------------------
1434 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001435#ifdef CONFIG_SYS_FLASH_PROTECTION
wdenk5653fc32004-02-08 22:55:38 +00001436
Holger Brunck81316a92012-08-09 10:22:41 +02001437static int cfi_protect_bugfix(flash_info_t *info, long sector, int prot)
1438{
Stefan Roese20043a42012-12-06 15:44:09 +01001439 if (manufact_match(info, INTEL_MANUFACT)
Kim Phillips11dc4012012-10-29 13:34:45 +00001440 && info->device_id == NUMONYX_256MBIT) {
Holger Brunck81316a92012-08-09 10:22:41 +02001441 /*
1442 * see errata called
1443 * "Numonyx Axcell P33/P30 Specification Update" :)
1444 */
1445 flash_write_cmd(info, sector, 0, FLASH_CMD_READ_ID);
1446 if (!flash_isequal(info, sector, FLASH_OFFSET_PROTECT,
1447 prot)) {
1448 /*
1449 * cmd must come before FLASH_CMD_PROTECT + 20us
1450 * Disable interrupts which might cause a timeout here.
1451 */
1452 int flag = disable_interrupts();
1453 unsigned short cmd;
1454
1455 if (prot)
1456 cmd = FLASH_CMD_PROTECT_SET;
1457 else
1458 cmd = FLASH_CMD_PROTECT_CLEAR;
Andre Przywara58eab322016-11-16 00:50:06 +00001459
1460 flash_write_cmd(info, sector, 0, FLASH_CMD_PROTECT);
Holger Brunck81316a92012-08-09 10:22:41 +02001461 flash_write_cmd(info, sector, 0, cmd);
1462 /* re-enable interrupts if necessary */
1463 if (flag)
1464 enable_interrupts();
1465 }
1466 return 1;
1467 }
1468 return 0;
1469}
1470
wdenkbf9e3b32004-02-12 00:47:09 +00001471int flash_real_protect (flash_info_t * info, long sector, int prot)
wdenk5653fc32004-02-08 22:55:38 +00001472{
1473 int retcode = 0;
1474
Rafael Camposbc9019e2008-07-31 10:22:20 +02001475 switch (info->vendor) {
1476 case CFI_CMDSET_INTEL_PROG_REGIONS:
1477 case CFI_CMDSET_INTEL_STANDARD:
Nick Spence9e8e63c2008-08-19 22:21:16 -07001478 case CFI_CMDSET_INTEL_EXTENDED:
Holger Brunck81316a92012-08-09 10:22:41 +02001479 if (!cfi_protect_bugfix(info, sector, prot)) {
1480 flash_write_cmd(info, sector, 0,
1481 FLASH_CMD_CLEAR_STATUS);
1482 flash_write_cmd(info, sector, 0,
1483 FLASH_CMD_PROTECT);
Philippe De Muyter54652992010-08-17 18:40:25 +02001484 if (prot)
Holger Brunck81316a92012-08-09 10:22:41 +02001485 flash_write_cmd(info, sector, 0,
1486 FLASH_CMD_PROTECT_SET);
Philippe De Muyter54652992010-08-17 18:40:25 +02001487 else
Holger Brunck81316a92012-08-09 10:22:41 +02001488 flash_write_cmd(info, sector, 0,
1489 FLASH_CMD_PROTECT_CLEAR);
Philippe De Muyter54652992010-08-17 18:40:25 +02001490
Philippe De Muyter54652992010-08-17 18:40:25 +02001491 }
Rafael Camposbc9019e2008-07-31 10:22:20 +02001492 break;
1493 case CFI_CMDSET_AMD_EXTENDED:
1494 case CFI_CMDSET_AMD_STANDARD:
Rafael Camposbc9019e2008-07-31 10:22:20 +02001495 /* U-Boot only checks the first byte */
Stefan Roese20043a42012-12-06 15:44:09 +01001496 if (manufact_match(info, ATM_MANUFACT)) {
Rafael Camposbc9019e2008-07-31 10:22:20 +02001497 if (prot) {
1498 flash_unlock_seq (info, 0);
1499 flash_write_cmd (info, 0,
1500 info->addr_unlock1,
1501 ATM_CMD_SOFTLOCK_START);
1502 flash_unlock_seq (info, 0);
1503 flash_write_cmd (info, sector, 0,
1504 ATM_CMD_LOCK_SECT);
1505 } else {
1506 flash_write_cmd (info, 0,
1507 info->addr_unlock1,
1508 AMD_CMD_UNLOCK_START);
1509 if (info->device_id == ATM_ID_BV6416)
1510 flash_write_cmd (info, sector,
1511 0, ATM_CMD_UNLOCK_SECT);
1512 }
1513 }
Stefan Roeseac6b9112012-12-06 15:44:11 +01001514 if (info->legacy_unlock) {
Anatolij Gustschin66863b02012-08-09 08:18:12 +02001515 int flag = disable_interrupts();
1516 int lock_flag;
1517
1518 flash_unlock_seq(info, 0);
1519 flash_write_cmd(info, 0, info->addr_unlock1,
1520 AMD_CMD_SET_PPB_ENTRY);
1521 lock_flag = flash_isset(info, sector, 0, 0x01);
1522 if (prot) {
1523 if (lock_flag) {
1524 flash_write_cmd(info, sector, 0,
1525 AMD_CMD_PPB_LOCK_BC1);
1526 flash_write_cmd(info, sector, 0,
1527 AMD_CMD_PPB_LOCK_BC2);
1528 }
1529 debug("sector %ld %slocked\n", sector,
1530 lock_flag ? "" : "already ");
1531 } else {
1532 if (!lock_flag) {
1533 debug("unlock %ld\n", sector);
1534 flash_write_cmd(info, 0, 0,
1535 AMD_CMD_PPB_UNLOCK_BC1);
1536 flash_write_cmd(info, 0, 0,
1537 AMD_CMD_PPB_UNLOCK_BC2);
1538 }
1539 debug("sector %ld %sunlocked\n", sector,
1540 !lock_flag ? "" : "already ");
1541 }
1542 if (flag)
1543 enable_interrupts();
1544
1545 if (flash_status_check(info, sector,
1546 info->erase_blk_tout,
1547 prot ? "protect" : "unprotect"))
1548 printf("status check error\n");
1549
1550 flash_write_cmd(info, 0, 0,
1551 AMD_CMD_SET_PPB_EXIT_BC1);
1552 flash_write_cmd(info, 0, 0,
1553 AMD_CMD_SET_PPB_EXIT_BC2);
1554 }
Rafael Camposbc9019e2008-07-31 10:22:20 +02001555 break;
TsiChung Liew4e00acd2008-08-19 16:53:39 +00001556#ifdef CONFIG_FLASH_CFI_LEGACY
1557 case CFI_CMDSET_AMD_LEGACY:
1558 flash_write_cmd (info, sector, 0, FLASH_CMD_CLEAR_STATUS);
1559 flash_write_cmd (info, sector, 0, FLASH_CMD_PROTECT);
1560 if (prot)
1561 flash_write_cmd (info, sector, 0, FLASH_CMD_PROTECT_SET);
1562 else
1563 flash_write_cmd (info, sector, 0, FLASH_CMD_PROTECT_CLEAR);
1564#endif
Rafael Camposbc9019e2008-07-31 10:22:20 +02001565 };
wdenk5653fc32004-02-08 22:55:38 +00001566
Stefan Roesedf4e8132010-10-25 18:31:29 +02001567 /*
1568 * Flash needs to be in status register read mode for
1569 * flash_full_status_check() to work correctly
1570 */
1571 flash_write_cmd(info, sector, 0, FLASH_CMD_READ_STATUS);
wdenkbf9e3b32004-02-12 00:47:09 +00001572 if ((retcode =
1573 flash_full_status_check (info, sector, info->erase_blk_tout,
1574 prot ? "protect" : "unprotect")) == 0) {
wdenk5653fc32004-02-08 22:55:38 +00001575
1576 info->protect[sector] = prot;
Stefan Roese2662b402006-04-01 13:41:03 +02001577
1578 /*
1579 * On some of Intel's flash chips (marked via legacy_unlock)
1580 * unprotect unprotects all locking.
1581 */
1582 if ((prot == 0) && (info->legacy_unlock)) {
wdenk5653fc32004-02-08 22:55:38 +00001583 flash_sect_t i;
wdenkbf9e3b32004-02-12 00:47:09 +00001584
1585 for (i = 0; i < info->sector_count; i++) {
1586 if (info->protect[i])
1587 flash_real_protect (info, i, 1);
wdenk5653fc32004-02-08 22:55:38 +00001588 }
1589 }
1590 }
wdenk5653fc32004-02-08 22:55:38 +00001591 return retcode;
wdenkbf9e3b32004-02-12 00:47:09 +00001592}
1593
wdenk5653fc32004-02-08 22:55:38 +00001594/*-----------------------------------------------------------------------
1595 * flash_read_user_serial - read the OneTimeProgramming cells
1596 */
wdenkbf9e3b32004-02-12 00:47:09 +00001597void flash_read_user_serial (flash_info_t * info, void *buffer, int offset,
1598 int len)
wdenk5653fc32004-02-08 22:55:38 +00001599{
wdenkbf9e3b32004-02-12 00:47:09 +00001600 uchar *src;
1601 uchar *dst;
wdenk5653fc32004-02-08 22:55:38 +00001602
1603 dst = buffer;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001604 src = flash_map (info, 0, FLASH_OFFSET_USER_PROTECTION);
wdenkbf9e3b32004-02-12 00:47:09 +00001605 flash_write_cmd (info, 0, 0, FLASH_CMD_READ_ID);
1606 memcpy (dst, src + offset, len);
Wolfgang Denkdb421e62005-09-25 16:41:22 +02001607 flash_write_cmd (info, 0, 0, info->cmd_reset);
Aaron Williamsa90b9572011-04-12 00:59:04 -07001608 udelay(1);
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001609 flash_unmap(info, 0, FLASH_OFFSET_USER_PROTECTION, src);
wdenk5653fc32004-02-08 22:55:38 +00001610}
wdenkbf9e3b32004-02-12 00:47:09 +00001611
wdenk5653fc32004-02-08 22:55:38 +00001612/*
1613 * flash_read_factory_serial - read the device Id from the protection area
1614 */
wdenkbf9e3b32004-02-12 00:47:09 +00001615void flash_read_factory_serial (flash_info_t * info, void *buffer, int offset,
1616 int len)
wdenk5653fc32004-02-08 22:55:38 +00001617{
wdenkbf9e3b32004-02-12 00:47:09 +00001618 uchar *src;
wdenkcd37d9e2004-02-10 00:03:41 +00001619
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001620 src = flash_map (info, 0, FLASH_OFFSET_INTEL_PROTECTION);
wdenkbf9e3b32004-02-12 00:47:09 +00001621 flash_write_cmd (info, 0, 0, FLASH_CMD_READ_ID);
1622 memcpy (buffer, src + offset, len);
Wolfgang Denkdb421e62005-09-25 16:41:22 +02001623 flash_write_cmd (info, 0, 0, info->cmd_reset);
Aaron Williamsa90b9572011-04-12 00:59:04 -07001624 udelay(1);
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001625 flash_unmap(info, 0, FLASH_OFFSET_INTEL_PROTECTION, src);
wdenk5653fc32004-02-08 22:55:38 +00001626}
1627
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001628#endif /* CONFIG_SYS_FLASH_PROTECTION */
wdenk5653fc32004-02-08 22:55:38 +00001629
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001630/*-----------------------------------------------------------------------
1631 * Reverse the order of the erase regions in the CFI QRY structure.
1632 * This is needed for chips that are either a) correctly detected as
1633 * top-boot, or b) buggy.
1634 */
1635static void cfi_reverse_geometry(struct cfi_qry *qry)
1636{
1637 unsigned int i, j;
1638 u32 tmp;
1639
1640 for (i = 0, j = qry->num_erase_regions - 1; i < j; i++, j--) {
Andrew Gabbasovaedadf12013-05-14 12:27:52 -05001641 tmp = get_unaligned(&(qry->erase_region_info[i]));
1642 put_unaligned(get_unaligned(&(qry->erase_region_info[j])),
1643 &(qry->erase_region_info[i]));
1644 put_unaligned(tmp, &(qry->erase_region_info[j]));
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001645 }
1646}
wdenk5653fc32004-02-08 22:55:38 +00001647
1648/*-----------------------------------------------------------------------
Stefan Roese260421a2006-11-13 13:55:24 +01001649 * read jedec ids from device and set corresponding fields in info struct
1650 *
1651 * Note: assume cfi->vendor, cfi->portwidth and cfi->chipwidth are correct
1652 *
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001653 */
1654static void cmdset_intel_read_jedec_ids(flash_info_t *info)
1655{
1656 flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
Aaron Williamsa90b9572011-04-12 00:59:04 -07001657 udelay(1);
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001658 flash_write_cmd(info, 0, 0, FLASH_CMD_READ_ID);
1659 udelay(1000); /* some flash are slow to respond */
1660 info->manufacturer_id = flash_read_uchar (info,
1661 FLASH_OFFSET_MANUFACTURER_ID);
Philippe De Muyterd77c7ac2010-08-10 16:54:52 +02001662 info->device_id = (info->chipwidth == FLASH_CFI_16BIT) ?
1663 flash_read_word (info, FLASH_OFFSET_DEVICE_ID) :
1664 flash_read_uchar (info, FLASH_OFFSET_DEVICE_ID);
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001665 flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
1666}
1667
1668static int cmdset_intel_init(flash_info_t *info, struct cfi_qry *qry)
1669{
1670 info->cmd_reset = FLASH_CMD_RESET;
1671
1672 cmdset_intel_read_jedec_ids(info);
1673 flash_write_cmd(info, 0, info->cfi_offset, FLASH_CMD_CFI);
1674
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001675#ifdef CONFIG_SYS_FLASH_PROTECTION
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001676 /* read legacy lock/unlock bit from intel flash */
1677 if (info->ext_addr) {
1678 info->legacy_unlock = flash_read_uchar (info,
1679 info->ext_addr + 5) & 0x08;
1680 }
1681#endif
1682
1683 return 0;
1684}
1685
1686static void cmdset_amd_read_jedec_ids(flash_info_t *info)
1687{
Niklaus Giger3a7b2c22009-07-22 17:13:24 +02001688 ushort bankId = 0;
1689 uchar manuId;
1690
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001691 flash_write_cmd(info, 0, 0, AMD_CMD_RESET);
1692 flash_unlock_seq(info, 0);
1693 flash_write_cmd(info, 0, info->addr_unlock1, FLASH_CMD_READ_ID);
1694 udelay(1000); /* some flash are slow to respond */
Tor Krill90447ec2008-03-28 11:29:10 +01001695
Niklaus Giger3a7b2c22009-07-22 17:13:24 +02001696 manuId = flash_read_uchar (info, FLASH_OFFSET_MANUFACTURER_ID);
1697 /* JEDEC JEP106Z specifies ID codes up to bank 7 */
1698 while (manuId == FLASH_CONTINUATION_CODE && bankId < 0x800) {
1699 bankId += 0x100;
1700 manuId = flash_read_uchar (info,
1701 bankId | FLASH_OFFSET_MANUFACTURER_ID);
1702 }
1703 info->manufacturer_id = manuId;
Tor Krill90447ec2008-03-28 11:29:10 +01001704
1705 switch (info->chipwidth){
1706 case FLASH_CFI_8BIT:
1707 info->device_id = flash_read_uchar (info,
1708 FLASH_OFFSET_DEVICE_ID);
1709 if (info->device_id == 0x7E) {
1710 /* AMD 3-byte (expanded) device ids */
1711 info->device_id2 = flash_read_uchar (info,
1712 FLASH_OFFSET_DEVICE_ID2);
1713 info->device_id2 <<= 8;
1714 info->device_id2 |= flash_read_uchar (info,
1715 FLASH_OFFSET_DEVICE_ID3);
1716 }
1717 break;
1718 case FLASH_CFI_16BIT:
1719 info->device_id = flash_read_word (info,
1720 FLASH_OFFSET_DEVICE_ID);
Heiko Schocher5b448ad2011-04-11 14:16:19 +02001721 if ((info->device_id & 0xff) == 0x7E) {
1722 /* AMD 3-byte (expanded) device ids */
1723 info->device_id2 = flash_read_uchar (info,
1724 FLASH_OFFSET_DEVICE_ID2);
1725 info->device_id2 <<= 8;
1726 info->device_id2 |= flash_read_uchar (info,
1727 FLASH_OFFSET_DEVICE_ID3);
1728 }
Tor Krill90447ec2008-03-28 11:29:10 +01001729 break;
1730 default:
1731 break;
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001732 }
1733 flash_write_cmd(info, 0, 0, AMD_CMD_RESET);
Aaron Williamsa90b9572011-04-12 00:59:04 -07001734 udelay(1);
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001735}
1736
1737static int cmdset_amd_init(flash_info_t *info, struct cfi_qry *qry)
1738{
1739 info->cmd_reset = AMD_CMD_RESET;
Angelo Dureghello07b2c5c2012-12-01 01:14:18 +01001740 info->cmd_erase_sector = AMD_CMD_ERASE_SECTOR;
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001741
1742 cmdset_amd_read_jedec_ids(info);
1743 flash_write_cmd(info, 0, info->cfi_offset, FLASH_CMD_CFI);
1744
Anatolij Gustschin66863b02012-08-09 08:18:12 +02001745#ifdef CONFIG_SYS_FLASH_PROTECTION
Stefan Roeseac6b9112012-12-06 15:44:11 +01001746 if (info->ext_addr) {
1747 /* read sector protect/unprotect scheme (at 0x49) */
1748 if (flash_read_uchar(info, info->ext_addr + 9) == 0x8)
Anatolij Gustschin66863b02012-08-09 08:18:12 +02001749 info->legacy_unlock = 1;
1750 }
1751#endif
1752
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001753 return 0;
1754}
1755
1756#ifdef CONFIG_FLASH_CFI_LEGACY
Stefan Roese260421a2006-11-13 13:55:24 +01001757static void flash_read_jedec_ids (flash_info_t * info)
1758{
1759 info->manufacturer_id = 0;
1760 info->device_id = 0;
1761 info->device_id2 = 0;
1762
1763 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04001764 case CFI_CMDSET_INTEL_PROG_REGIONS:
Stefan Roese260421a2006-11-13 13:55:24 +01001765 case CFI_CMDSET_INTEL_STANDARD:
1766 case CFI_CMDSET_INTEL_EXTENDED:
Michael Schwingen8225d1e2008-01-12 20:29:47 +01001767 cmdset_intel_read_jedec_ids(info);
Stefan Roese260421a2006-11-13 13:55:24 +01001768 break;
1769 case CFI_CMDSET_AMD_STANDARD:
1770 case CFI_CMDSET_AMD_EXTENDED:
Michael Schwingen8225d1e2008-01-12 20:29:47 +01001771 cmdset_amd_read_jedec_ids(info);
Stefan Roese260421a2006-11-13 13:55:24 +01001772 break;
1773 default:
1774 break;
1775 }
1776}
1777
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001778/*-----------------------------------------------------------------------
1779 * Call board code to request info about non-CFI flash.
1780 * board_flash_get_legacy needs to fill in at least:
1781 * info->portwidth, info->chipwidth and info->interface for Jedec probing.
1782 */
Becky Bruce09ce9922009-02-02 16:34:51 -06001783static int flash_detect_legacy(phys_addr_t base, int banknum)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001784{
1785 flash_info_t *info = &flash_info[banknum];
1786
1787 if (board_flash_get_legacy(base, banknum, info)) {
1788 /* board code may have filled info completely. If not, we
1789 use JEDEC ID probing. */
1790 if (!info->vendor) {
1791 int modes[] = {
1792 CFI_CMDSET_AMD_STANDARD,
1793 CFI_CMDSET_INTEL_STANDARD
1794 };
1795 int i;
1796
Axel Lin31bf0f52013-06-23 00:56:46 +08001797 for (i = 0; i < ARRAY_SIZE(modes); i++) {
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001798 info->vendor = modes[i];
Becky Bruce09ce9922009-02-02 16:34:51 -06001799 info->start[0] =
1800 (ulong)map_physmem(base,
Stefan Roesee1fb6d02009-02-05 11:44:52 +01001801 info->portwidth,
Becky Bruce09ce9922009-02-02 16:34:51 -06001802 MAP_NOCACHE);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001803 if (info->portwidth == FLASH_CFI_8BIT
1804 && info->interface == FLASH_CFI_X8X16) {
1805 info->addr_unlock1 = 0x2AAA;
1806 info->addr_unlock2 = 0x5555;
1807 } else {
1808 info->addr_unlock1 = 0x5555;
1809 info->addr_unlock2 = 0x2AAA;
1810 }
1811 flash_read_jedec_ids(info);
1812 debug("JEDEC PROBE: ID %x %x %x\n",
1813 info->manufacturer_id,
1814 info->device_id,
1815 info->device_id2);
Becky Bruce09ce9922009-02-02 16:34:51 -06001816 if (jedec_flash_match(info, info->start[0]))
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001817 break;
Becky Bruce09ce9922009-02-02 16:34:51 -06001818 else
Stefan Roesee1fb6d02009-02-05 11:44:52 +01001819 unmap_physmem((void *)info->start[0],
Kuo-Jung Sud8b57c02013-07-04 11:40:36 +08001820 info->portwidth);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001821 }
1822 }
1823
1824 switch(info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04001825 case CFI_CMDSET_INTEL_PROG_REGIONS:
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001826 case CFI_CMDSET_INTEL_STANDARD:
1827 case CFI_CMDSET_INTEL_EXTENDED:
1828 info->cmd_reset = FLASH_CMD_RESET;
1829 break;
1830 case CFI_CMDSET_AMD_STANDARD:
1831 case CFI_CMDSET_AMD_EXTENDED:
1832 case CFI_CMDSET_AMD_LEGACY:
1833 info->cmd_reset = AMD_CMD_RESET;
1834 break;
1835 }
1836 info->flash_id = FLASH_MAN_CFI;
1837 return 1;
1838 }
1839 return 0; /* use CFI */
1840}
1841#else
Becky Bruce09ce9922009-02-02 16:34:51 -06001842static inline int flash_detect_legacy(phys_addr_t base, int banknum)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001843{
1844 return 0; /* use CFI */
1845}
1846#endif
1847
Stefan Roese260421a2006-11-13 13:55:24 +01001848/*-----------------------------------------------------------------------
wdenk5653fc32004-02-08 22:55:38 +00001849 * detect if flash is compatible with the Common Flash Interface (CFI)
1850 * http://www.jedec.org/download/search/jesd68.pdf
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001851 */
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01001852static void flash_read_cfi (flash_info_t *info, void *buf,
1853 unsigned int start, size_t len)
1854{
1855 u8 *p = buf;
1856 unsigned int i;
1857
1858 for (i = 0; i < len; i++)
Stefan Roesee303be22013-04-12 19:04:54 +02001859 p[i] = flash_read_uchar(info, start + i);
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01001860}
1861
Kim Phillips11dc4012012-10-29 13:34:45 +00001862static void __flash_cmd_reset(flash_info_t *info)
Stefan Roesefa36ae72009-10-27 15:15:55 +01001863{
1864 /*
1865 * We do not yet know what kind of commandset to use, so we issue
1866 * the reset command in both Intel and AMD variants, in the hope
1867 * that AMD flash roms ignore the Intel command.
1868 */
1869 flash_write_cmd(info, 0, 0, AMD_CMD_RESET);
Aaron Williamsa90b9572011-04-12 00:59:04 -07001870 udelay(1);
Stefan Roesefa36ae72009-10-27 15:15:55 +01001871 flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
1872}
1873void flash_cmd_reset(flash_info_t *info)
1874 __attribute__((weak,alias("__flash_cmd_reset")));
1875
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01001876static int __flash_detect_cfi (flash_info_t * info, struct cfi_qry *qry)
wdenk5653fc32004-02-08 22:55:38 +00001877{
Wolfgang Denk92eb7292006-12-27 01:26:13 +01001878 int cfi_offset;
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001879
Stefan Roesee303be22013-04-12 19:04:54 +02001880 /* Issue FLASH reset command */
1881 flash_cmd_reset(info);
1882
Axel Lin31bf0f52013-06-23 00:56:46 +08001883 for (cfi_offset = 0; cfi_offset < ARRAY_SIZE(flash_offset_cfi);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001884 cfi_offset++) {
1885 flash_write_cmd (info, 0, flash_offset_cfi[cfi_offset],
1886 FLASH_CMD_CFI);
Stefan Roesee303be22013-04-12 19:04:54 +02001887 if (flash_isequal (info, 0, FLASH_OFFSET_CFI_RESP, 'Q')
1888 && flash_isequal (info, 0, FLASH_OFFSET_CFI_RESP + 1, 'R')
1889 && flash_isequal (info, 0, FLASH_OFFSET_CFI_RESP + 2, 'Y')) {
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01001890 flash_read_cfi(info, qry, FLASH_OFFSET_CFI_RESP,
1891 sizeof(struct cfi_qry));
1892 info->interface = le16_to_cpu(qry->interface_desc);
Stefan Roesee303be22013-04-12 19:04:54 +02001893
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001894 info->cfi_offset = flash_offset_cfi[cfi_offset];
1895 debug ("device interface is %d\n",
1896 info->interface);
1897 debug ("found port %d chip %d ",
1898 info->portwidth, info->chipwidth);
1899 debug ("port %d bits chip %d bits\n",
1900 info->portwidth << CFI_FLASH_SHIFT_WIDTH,
1901 info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
1902
1903 /* calculate command offsets as in the Linux driver */
Stefan Roesee303be22013-04-12 19:04:54 +02001904 info->addr_unlock1 = 0x555;
1905 info->addr_unlock2 = 0x2aa;
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001906
1907 /*
1908 * modify the unlock address if we are
1909 * in compatibility mode
1910 */
1911 if ( /* x8/x16 in x8 mode */
1912 ((info->chipwidth == FLASH_CFI_BY8) &&
1913 (info->interface == FLASH_CFI_X8X16)) ||
1914 /* x16/x32 in x16 mode */
1915 ((info->chipwidth == FLASH_CFI_BY16) &&
1916 (info->interface == FLASH_CFI_X16X32)))
1917 {
1918 info->addr_unlock1 = 0xaaa;
1919 info->addr_unlock2 = 0x555;
1920 }
1921
1922 info->name = "CFI conformant";
1923 return 1;
1924 }
1925 }
1926
1927 return 0;
1928}
1929
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01001930static int flash_detect_cfi (flash_info_t * info, struct cfi_qry *qry)
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001931{
wdenkbf9e3b32004-02-12 00:47:09 +00001932 debug ("flash detect cfi\n");
wdenk5653fc32004-02-08 22:55:38 +00001933
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001934 for (info->portwidth = CONFIG_SYS_FLASH_CFI_WIDTH;
wdenkbf9e3b32004-02-12 00:47:09 +00001935 info->portwidth <= FLASH_CFI_64BIT; info->portwidth <<= 1) {
1936 for (info->chipwidth = FLASH_CFI_BY8;
1937 info->chipwidth <= info->portwidth;
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001938 info->chipwidth <<= 1)
Stefan Roesee303be22013-04-12 19:04:54 +02001939 if (__flash_detect_cfi(info, qry))
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001940 return 1;
wdenk5653fc32004-02-08 22:55:38 +00001941 }
wdenkbf9e3b32004-02-12 00:47:09 +00001942 debug ("not found\n");
wdenk5653fc32004-02-08 22:55:38 +00001943 return 0;
1944}
wdenkbf9e3b32004-02-12 00:47:09 +00001945
wdenk5653fc32004-02-08 22:55:38 +00001946/*
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01001947 * Manufacturer-specific quirks. Add workarounds for geometry
1948 * reversal, etc. here.
1949 */
1950static void flash_fixup_amd(flash_info_t *info, struct cfi_qry *qry)
1951{
1952 /* check if flash geometry needs reversal */
1953 if (qry->num_erase_regions > 1) {
1954 /* reverse geometry if top boot part */
1955 if (info->cfi_version < 0x3131) {
1956 /* CFI < 1.1, try to guess from device id */
1957 if ((info->device_id & 0x80) != 0)
1958 cfi_reverse_geometry(qry);
Stefan Roesee303be22013-04-12 19:04:54 +02001959 } else if (flash_read_uchar(info, info->ext_addr + 0xf) == 3) {
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01001960 /* CFI >= 1.1, deduct from top/bottom flag */
1961 /* note: ext_addr is valid since cfi_version > 0 */
1962 cfi_reverse_geometry(qry);
1963 }
1964 }
1965}
1966
1967static void flash_fixup_atmel(flash_info_t *info, struct cfi_qry *qry)
1968{
1969 int reverse_geometry = 0;
1970
1971 /* Check the "top boot" bit in the PRI */
1972 if (info->ext_addr && !(flash_read_uchar(info, info->ext_addr + 6) & 1))
1973 reverse_geometry = 1;
1974
1975 /* AT49BV6416(T) list the erase regions in the wrong order.
1976 * However, the device ID is identical with the non-broken
Ulf Samuelssoncb82a532009-03-27 23:26:43 +01001977 * AT49BV642D they differ in the high byte.
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01001978 */
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01001979 if (info->device_id == 0xd6 || info->device_id == 0xd2)
1980 reverse_geometry = !reverse_geometry;
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01001981
1982 if (reverse_geometry)
1983 cfi_reverse_geometry(qry);
1984}
1985
Richard Retanubune8eac432009-01-14 08:44:26 -05001986static void flash_fixup_stm(flash_info_t *info, struct cfi_qry *qry)
1987{
1988 /* check if flash geometry needs reversal */
1989 if (qry->num_erase_regions > 1) {
1990 /* reverse geometry if top boot part */
1991 if (info->cfi_version < 0x3131) {
Mike Frysinger6a011ce2011-04-10 16:06:29 -04001992 /* CFI < 1.1, guess by device id */
1993 if (info->device_id == 0x22CA || /* M29W320DT */
1994 info->device_id == 0x2256 || /* M29W320ET */
1995 info->device_id == 0x22D7) { /* M29W800DT */
Richard Retanubune8eac432009-01-14 08:44:26 -05001996 cfi_reverse_geometry(qry);
1997 }
Mike Frysinger4c2105c2011-05-09 18:33:36 -04001998 } else if (flash_read_uchar(info, info->ext_addr + 0xf) == 3) {
1999 /* CFI >= 1.1, deduct from top/bottom flag */
2000 /* note: ext_addr is valid since cfi_version > 0 */
2001 cfi_reverse_geometry(qry);
Richard Retanubune8eac432009-01-14 08:44:26 -05002002 }
2003 }
2004}
2005
Angelo Dureghello07b2c5c2012-12-01 01:14:18 +01002006static void flash_fixup_sst(flash_info_t *info, struct cfi_qry *qry)
2007{
2008 /*
2009 * SST, for many recent nor parallel flashes, says they are
2010 * CFI-conformant. This is not true, since qry struct.
2011 * reports a std. AMD command set (0x0002), while SST allows to
2012 * erase two different sector sizes for the same memory.
2013 * 64KB sector (SST call it block) needs 0x30 to be erased.
2014 * 4KB sector (SST call it sector) needs 0x50 to be erased.
2015 * Since CFI query detect the 4KB number of sectors, users expects
2016 * a sector granularity of 4KB, and it is here set.
2017 */
2018 if (info->device_id == 0x5D23 || /* SST39VF3201B */
2019 info->device_id == 0x5C23) { /* SST39VF3202B */
2020 /* set sector granularity to 4KB */
2021 info->cmd_erase_sector=0x50;
2022 }
2023}
2024
Jagannadha Sutradharudu Tekic5023212013-03-01 16:54:26 +05302025static void flash_fixup_num(flash_info_t *info, struct cfi_qry *qry)
2026{
2027 /*
2028 * The M29EW devices seem to report the CFI information wrong
2029 * when it's in 8 bit mode.
2030 * There's an app note from Numonyx on this issue.
2031 * So adjust the buffer size for M29EW while operating in 8-bit mode
2032 */
2033 if (((qry->max_buf_write_size) > 0x8) &&
2034 (info->device_id == 0x7E) &&
2035 (info->device_id2 == 0x2201 ||
2036 info->device_id2 == 0x2301 ||
2037 info->device_id2 == 0x2801 ||
2038 info->device_id2 == 0x4801)) {
2039 debug("Adjusted buffer size on Numonyx flash"
2040 " M29EW family in 8 bit mode\n");
2041 qry->max_buf_write_size = 0x8;
2042 }
2043}
2044
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01002045/*
wdenk5653fc32004-02-08 22:55:38 +00002046 * The following code cannot be run from FLASH!
2047 *
2048 */
Anatolij Gustschin34bbb8f2010-11-28 02:13:33 +01002049ulong flash_get_size (phys_addr_t base, int banknum)
wdenk5653fc32004-02-08 22:55:38 +00002050{
wdenkbf9e3b32004-02-12 00:47:09 +00002051 flash_info_t *info = &flash_info[banknum];
wdenk5653fc32004-02-08 22:55:38 +00002052 int i, j;
2053 flash_sect_t sect_cnt;
Becky Bruce09ce9922009-02-02 16:34:51 -06002054 phys_addr_t sector;
wdenk5653fc32004-02-08 22:55:38 +00002055 unsigned long tmp;
2056 int size_ratio;
2057 uchar num_erase_regions;
wdenkbf9e3b32004-02-12 00:47:09 +00002058 int erase_region_size;
2059 int erase_region_count;
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002060 struct cfi_qry qry;
Anatolij Gustschin34bbb8f2010-11-28 02:13:33 +01002061 unsigned long max_size;
Stefan Roese260421a2006-11-13 13:55:24 +01002062
Kumar Galaf9796902008-05-15 15:13:08 -05002063 memset(&qry, 0, sizeof(qry));
2064
Stefan Roese260421a2006-11-13 13:55:24 +01002065 info->ext_addr = 0;
2066 info->cfi_version = 0;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002067#ifdef CONFIG_SYS_FLASH_PROTECTION
Stefan Roese2662b402006-04-01 13:41:03 +02002068 info->legacy_unlock = 0;
2069#endif
wdenk5653fc32004-02-08 22:55:38 +00002070
Becky Bruce09ce9922009-02-02 16:34:51 -06002071 info->start[0] = (ulong)map_physmem(base, info->portwidth, MAP_NOCACHE);
wdenk5653fc32004-02-08 22:55:38 +00002072
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002073 if (flash_detect_cfi (info, &qry)) {
Andrew Gabbasovaedadf12013-05-14 12:27:52 -05002074 info->vendor = le16_to_cpu(get_unaligned(&(qry.p_id)));
2075 info->ext_addr = le16_to_cpu(get_unaligned(&(qry.p_adr)));
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002076 num_erase_regions = qry.num_erase_regions;
2077
Stefan Roese260421a2006-11-13 13:55:24 +01002078 if (info->ext_addr) {
2079 info->cfi_version = (ushort) flash_read_uchar (info,
Stefan Roesee303be22013-04-12 19:04:54 +02002080 info->ext_addr + 3) << 8;
Stefan Roese260421a2006-11-13 13:55:24 +01002081 info->cfi_version |= (ushort) flash_read_uchar (info,
Stefan Roesee303be22013-04-12 19:04:54 +02002082 info->ext_addr + 4);
Stefan Roese260421a2006-11-13 13:55:24 +01002083 }
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002084
wdenkbf9e3b32004-02-12 00:47:09 +00002085#ifdef DEBUG
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002086 flash_printqry (&qry);
wdenkbf9e3b32004-02-12 00:47:09 +00002087#endif
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002088
wdenkbf9e3b32004-02-12 00:47:09 +00002089 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04002090 case CFI_CMDSET_INTEL_PROG_REGIONS:
wdenk5653fc32004-02-08 22:55:38 +00002091 case CFI_CMDSET_INTEL_STANDARD:
2092 case CFI_CMDSET_INTEL_EXTENDED:
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002093 cmdset_intel_init(info, &qry);
wdenk5653fc32004-02-08 22:55:38 +00002094 break;
2095 case CFI_CMDSET_AMD_STANDARD:
2096 case CFI_CMDSET_AMD_EXTENDED:
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002097 cmdset_amd_init(info, &qry);
wdenk5653fc32004-02-08 22:55:38 +00002098 break;
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002099 default:
2100 printf("CFI: Unknown command set 0x%x\n",
2101 info->vendor);
2102 /*
2103 * Unfortunately, this means we don't know how
2104 * to get the chip back to Read mode. Might
2105 * as well try an Intel-style reset...
2106 */
2107 flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
2108 return 0;
wdenk5653fc32004-02-08 22:55:38 +00002109 }
wdenkcd37d9e2004-02-10 00:03:41 +00002110
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01002111 /* Do manufacturer-specific fixups */
2112 switch (info->manufacturer_id) {
Mario Schuknecht2c9f48a2011-02-21 13:13:14 +01002113 case 0x0001: /* AMD */
2114 case 0x0037: /* AMIC */
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01002115 flash_fixup_amd(info, &qry);
2116 break;
2117 case 0x001f:
2118 flash_fixup_atmel(info, &qry);
2119 break;
Richard Retanubune8eac432009-01-14 08:44:26 -05002120 case 0x0020:
2121 flash_fixup_stm(info, &qry);
2122 break;
Angelo Dureghello07b2c5c2012-12-01 01:14:18 +01002123 case 0x00bf: /* SST */
2124 flash_fixup_sst(info, &qry);
2125 break;
Jagannadha Sutradharudu Tekic5023212013-03-01 16:54:26 +05302126 case 0x0089: /* Numonyx */
2127 flash_fixup_num(info, &qry);
2128 break;
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01002129 }
2130
wdenkbf9e3b32004-02-12 00:47:09 +00002131 debug ("manufacturer is %d\n", info->vendor);
Stefan Roese260421a2006-11-13 13:55:24 +01002132 debug ("manufacturer id is 0x%x\n", info->manufacturer_id);
2133 debug ("device id is 0x%x\n", info->device_id);
2134 debug ("device id2 is 0x%x\n", info->device_id2);
2135 debug ("cfi version is 0x%04x\n", info->cfi_version);
2136
wdenk5653fc32004-02-08 22:55:38 +00002137 size_ratio = info->portwidth / info->chipwidth;
wdenkbf9e3b32004-02-12 00:47:09 +00002138 /* if the chip is x8/x16 reduce the ratio by half */
2139 if ((info->interface == FLASH_CFI_X8X16)
2140 && (info->chipwidth == FLASH_CFI_BY8)) {
2141 size_ratio >>= 1;
2142 }
wdenkbf9e3b32004-02-12 00:47:09 +00002143 debug ("size_ratio %d port %d bits chip %d bits\n",
2144 size_ratio, info->portwidth << CFI_FLASH_SHIFT_WIDTH,
2145 info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
Ilya Yanokec50a8e2010-10-21 17:20:12 +02002146 info->size = 1 << qry.dev_size;
2147 /* multiply the size by the number of chips */
2148 info->size *= size_ratio;
Anatolij Gustschin34bbb8f2010-11-28 02:13:33 +01002149 max_size = cfi_flash_bank_size(banknum);
Ilya Yanokec50a8e2010-10-21 17:20:12 +02002150 if (max_size && (info->size > max_size)) {
2151 debug("[truncated from %ldMiB]", info->size >> 20);
2152 info->size = max_size;
2153 }
wdenkbf9e3b32004-02-12 00:47:09 +00002154 debug ("found %d erase regions\n", num_erase_regions);
wdenk5653fc32004-02-08 22:55:38 +00002155 sect_cnt = 0;
2156 sector = base;
wdenkbf9e3b32004-02-12 00:47:09 +00002157 for (i = 0; i < num_erase_regions; i++) {
2158 if (i > NUM_ERASE_REGIONS) {
wdenk028ab6b2004-02-23 23:54:43 +00002159 printf ("%d erase regions found, only %d used\n",
2160 num_erase_regions, NUM_ERASE_REGIONS);
wdenk5653fc32004-02-08 22:55:38 +00002161 break;
2162 }
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002163
Andrew Gabbasovaedadf12013-05-14 12:27:52 -05002164 tmp = le32_to_cpu(get_unaligned(
2165 &(qry.erase_region_info[i])));
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002166 debug("erase region %u: 0x%08lx\n", i, tmp);
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002167
2168 erase_region_count = (tmp & 0xffff) + 1;
2169 tmp >>= 16;
wdenkbf9e3b32004-02-12 00:47:09 +00002170 erase_region_size =
2171 (tmp & 0xffff) ? ((tmp & 0xffff) * 256) : 128;
wdenk4c0d4c32004-06-09 17:34:58 +00002172 debug ("erase_region_count = %d erase_region_size = %d\n",
wdenk028ab6b2004-02-23 23:54:43 +00002173 erase_region_count, erase_region_size);
wdenkbf9e3b32004-02-12 00:47:09 +00002174 for (j = 0; j < erase_region_count; j++) {
Ilya Yanokec50a8e2010-10-21 17:20:12 +02002175 if (sector - base >= info->size)
2176 break;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002177 if (sect_cnt >= CONFIG_SYS_MAX_FLASH_SECT) {
Michael Schwingen81b20cc2007-12-07 23:35:02 +01002178 printf("ERROR: too many flash sectors\n");
2179 break;
2180 }
Becky Bruce09ce9922009-02-02 16:34:51 -06002181 info->start[sect_cnt] =
2182 (ulong)map_physmem(sector,
2183 info->portwidth,
2184 MAP_NOCACHE);
wdenk5653fc32004-02-08 22:55:38 +00002185 sector += (erase_region_size * size_ratio);
wdenka1191902005-01-09 17:12:27 +00002186
2187 /*
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002188 * Only read protection status from
2189 * supported devices (intel...)
wdenka1191902005-01-09 17:12:27 +00002190 */
2191 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04002192 case CFI_CMDSET_INTEL_PROG_REGIONS:
wdenka1191902005-01-09 17:12:27 +00002193 case CFI_CMDSET_INTEL_EXTENDED:
2194 case CFI_CMDSET_INTEL_STANDARD:
Stefan Roesedf4e8132010-10-25 18:31:29 +02002195 /*
2196 * Set flash to read-id mode. Otherwise
2197 * reading protected status is not
2198 * guaranteed.
2199 */
2200 flash_write_cmd(info, sect_cnt, 0,
2201 FLASH_CMD_READ_ID);
wdenka1191902005-01-09 17:12:27 +00002202 info->protect[sect_cnt] =
2203 flash_isset (info, sect_cnt,
2204 FLASH_OFFSET_PROTECT,
2205 FLASH_STATUS_PROTECT);
Vasily Khoruzhickedc498c2016-03-20 18:37:10 -07002206 flash_write_cmd(info, sect_cnt, 0,
2207 FLASH_CMD_RESET);
wdenka1191902005-01-09 17:12:27 +00002208 break;
Stefan Roese03deff42012-12-06 15:44:10 +01002209 case CFI_CMDSET_AMD_EXTENDED:
2210 case CFI_CMDSET_AMD_STANDARD:
Stefan Roeseac6b9112012-12-06 15:44:11 +01002211 if (!info->legacy_unlock) {
Stefan Roese03deff42012-12-06 15:44:10 +01002212 /* default: not protected */
2213 info->protect[sect_cnt] = 0;
2214 break;
2215 }
2216
2217 /* Read protection (PPB) from sector */
2218 flash_write_cmd(info, 0, 0,
2219 info->cmd_reset);
2220 flash_unlock_seq(info, 0);
2221 flash_write_cmd(info, 0,
2222 info->addr_unlock1,
2223 FLASH_CMD_READ_ID);
2224 info->protect[sect_cnt] =
2225 flash_isset(
2226 info, sect_cnt,
2227 FLASH_OFFSET_PROTECT,
2228 FLASH_STATUS_PROTECT);
2229 break;
wdenka1191902005-01-09 17:12:27 +00002230 default:
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002231 /* default: not protected */
2232 info->protect[sect_cnt] = 0;
wdenka1191902005-01-09 17:12:27 +00002233 }
2234
wdenk5653fc32004-02-08 22:55:38 +00002235 sect_cnt++;
2236 }
2237 }
2238
2239 info->sector_count = sect_cnt;
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002240 info->buffer_size = 1 << le16_to_cpu(qry.max_buf_write_size);
2241 tmp = 1 << qry.block_erase_timeout_typ;
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002242 info->erase_blk_tout = tmp *
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002243 (1 << qry.block_erase_timeout_max);
2244 tmp = (1 << qry.buf_write_timeout_typ) *
2245 (1 << qry.buf_write_timeout_max);
2246
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002247 /* round up when converting to ms */
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002248 info->buffer_write_tout = (tmp + 999) / 1000;
2249 tmp = (1 << qry.word_write_timeout_typ) *
2250 (1 << qry.word_write_timeout_max);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002251 /* round up when converting to ms */
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002252 info->write_tout = (tmp + 999) / 1000;
wdenk5653fc32004-02-08 22:55:38 +00002253 info->flash_id = FLASH_MAN_CFI;
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002254 if ((info->interface == FLASH_CFI_X8X16) &&
2255 (info->chipwidth == FLASH_CFI_BY8)) {
2256 /* XXX - Need to test on x8/x16 in parallel. */
2257 info->portwidth >>= 1;
wdenk855a4962004-03-14 18:23:55 +00002258 }
Mike Frysinger22159872008-10-02 01:55:38 -04002259
2260 flash_write_cmd (info, 0, 0, info->cmd_reset);
wdenk5653fc32004-02-08 22:55:38 +00002261 }
2262
wdenkbf9e3b32004-02-12 00:47:09 +00002263 return (info->size);
wdenk5653fc32004-02-08 22:55:38 +00002264}
2265
Mike Frysinger4ffeab22010-12-22 09:41:13 -05002266#ifdef CONFIG_FLASH_CFI_MTD
Piotr Ziecik6ea808e2008-11-17 15:49:32 +01002267void flash_set_verbose(uint v)
2268{
2269 flash_verbose = v;
2270}
Mike Frysinger4ffeab22010-12-22 09:41:13 -05002271#endif
Piotr Ziecik6ea808e2008-11-17 15:49:32 +01002272
Stefan Roese6f726f92010-10-25 18:31:48 +02002273static void cfi_flash_set_config_reg(u32 base, u16 val)
2274{
2275#ifdef CONFIG_SYS_CFI_FLASH_CONFIG_REGS
2276 /*
2277 * Only set this config register if really defined
2278 * to a valid value (0xffff is invalid)
2279 */
2280 if (val == 0xffff)
2281 return;
2282
2283 /*
2284 * Set configuration register. Data is "encrypted" in the 16 lower
2285 * address bits.
2286 */
2287 flash_write16(FLASH_CMD_SETUP, (void *)(base + (val << 1)));
2288 flash_write16(FLASH_CMD_SET_CR_CONFIRM, (void *)(base + (val << 1)));
2289
2290 /*
2291 * Finally issue reset-command to bring device back to
2292 * read-array mode
2293 */
2294 flash_write16(FLASH_CMD_RESET, (void *)base);
2295#endif
2296}
2297
wdenk5653fc32004-02-08 22:55:38 +00002298/*-----------------------------------------------------------------------
2299 */
Heiko Schocher6ee14162011-04-04 08:10:21 +02002300
2301void flash_protect_default(void)
2302{
Peter Tyser2c519832011-04-13 11:46:56 -05002303#if defined(CONFIG_SYS_FLASH_AUTOPROTECT_LIST)
2304 int i;
2305 struct apl_s {
2306 ulong start;
2307 ulong size;
2308 } apl[] = CONFIG_SYS_FLASH_AUTOPROTECT_LIST;
2309#endif
2310
Heiko Schocher6ee14162011-04-04 08:10:21 +02002311 /* Monitor protection ON by default */
2312#if (CONFIG_SYS_MONITOR_BASE >= CONFIG_SYS_FLASH_BASE) && \
2313 (!defined(CONFIG_MONITOR_IS_IN_RAM))
2314 flash_protect(FLAG_PROTECT_SET,
2315 CONFIG_SYS_MONITOR_BASE,
2316 CONFIG_SYS_MONITOR_BASE + monitor_flash_len - 1,
2317 flash_get_info(CONFIG_SYS_MONITOR_BASE));
2318#endif
2319
2320 /* Environment protection ON by default */
2321#ifdef CONFIG_ENV_IS_IN_FLASH
2322 flash_protect(FLAG_PROTECT_SET,
2323 CONFIG_ENV_ADDR,
2324 CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE - 1,
2325 flash_get_info(CONFIG_ENV_ADDR));
2326#endif
2327
2328 /* Redundant environment protection ON by default */
2329#ifdef CONFIG_ENV_ADDR_REDUND
2330 flash_protect(FLAG_PROTECT_SET,
2331 CONFIG_ENV_ADDR_REDUND,
2332 CONFIG_ENV_ADDR_REDUND + CONFIG_ENV_SECT_SIZE - 1,
2333 flash_get_info(CONFIG_ENV_ADDR_REDUND));
2334#endif
2335
2336#if defined(CONFIG_SYS_FLASH_AUTOPROTECT_LIST)
Axel Lin31bf0f52013-06-23 00:56:46 +08002337 for (i = 0; i < ARRAY_SIZE(apl); i++) {
Marek Vasut31d34142011-10-21 14:17:05 +00002338 debug("autoprotecting from %08lx to %08lx\n",
Heiko Schocher6ee14162011-04-04 08:10:21 +02002339 apl[i].start, apl[i].start + apl[i].size - 1);
2340 flash_protect(FLAG_PROTECT_SET,
2341 apl[i].start,
2342 apl[i].start + apl[i].size - 1,
2343 flash_get_info(apl[i].start));
2344 }
2345#endif
2346}
2347
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002348unsigned long flash_init (void)
wdenk5653fc32004-02-08 22:55:38 +00002349{
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002350 unsigned long size = 0;
2351 int i;
wdenk5653fc32004-02-08 22:55:38 +00002352
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002353#ifdef CONFIG_SYS_FLASH_PROTECTION
Eric Schumann3a3baf32009-03-21 09:59:34 -04002354 /* read environment from EEPROM */
2355 char s[64];
Wolfgang Denkcdb74972010-07-24 21:55:43 +02002356 getenv_f("unlock", s, sizeof(s));
Michael Schwingen81b20cc2007-12-07 23:35:02 +01002357#endif
wdenk5653fc32004-02-08 22:55:38 +00002358
Thomas Chouf1056912015-11-07 14:31:08 +08002359#ifdef CONFIG_CFI_FLASH /* for driver model */
2360 cfi_flash_init_dm();
2361#endif
2362
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002363 /* Init: no FLASHes known */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002364 for (i = 0; i < CONFIG_SYS_MAX_FLASH_BANKS; ++i) {
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002365 flash_info[i].flash_id = FLASH_UNKNOWN;
wdenk5653fc32004-02-08 22:55:38 +00002366
Stefan Roese6f726f92010-10-25 18:31:48 +02002367 /* Optionally write flash configuration register */
2368 cfi_flash_set_config_reg(cfi_flash_bank_addr(i),
2369 cfi_flash_config_reg(i));
2370
Stefan Roeseb00e19c2010-08-30 10:11:51 +02002371 if (!flash_detect_legacy(cfi_flash_bank_addr(i), i))
Anatolij Gustschin34bbb8f2010-11-28 02:13:33 +01002372 flash_get_size(cfi_flash_bank_addr(i), i);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002373 size += flash_info[i].size;
2374 if (flash_info[i].flash_id == FLASH_UNKNOWN) {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002375#ifndef CONFIG_SYS_FLASH_QUIET_TEST
Peter Tysereddf52b2010-12-28 18:12:05 -06002376 printf ("## Unknown flash on Bank %d "
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002377 "- Size = 0x%08lx = %ld MB\n",
2378 i+1, flash_info[i].size,
John Schmoller0e3fa012010-09-29 13:49:05 -05002379 flash_info[i].size >> 20);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002380#endif /* CONFIG_SYS_FLASH_QUIET_TEST */
wdenk5653fc32004-02-08 22:55:38 +00002381 }
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002382#ifdef CONFIG_SYS_FLASH_PROTECTION
Jeroen Hofsteec15df212014-06-17 22:47:31 +02002383 else if (strcmp(s, "yes") == 0) {
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002384 /*
2385 * Only the U-Boot image and it's environment
2386 * is protected, all other sectors are
2387 * unprotected (unlocked) if flash hardware
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002388 * protection is used (CONFIG_SYS_FLASH_PROTECTION)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002389 * and the environment variable "unlock" is
2390 * set to "yes".
2391 */
2392 if (flash_info[i].legacy_unlock) {
2393 int k;
Stefan Roese79b4cda2006-02-28 15:29:58 +01002394
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002395 /*
2396 * Disable legacy_unlock temporarily,
2397 * since flash_real_protect would
2398 * relock all other sectors again
2399 * otherwise.
2400 */
2401 flash_info[i].legacy_unlock = 0;
Stefan Roese79b4cda2006-02-28 15:29:58 +01002402
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002403 /*
2404 * Legacy unlocking (e.g. Intel J3) ->
2405 * unlock only one sector. This will
2406 * unlock all sectors.
2407 */
2408 flash_real_protect (&flash_info[i], 0, 0);
Stefan Roese79b4cda2006-02-28 15:29:58 +01002409
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002410 flash_info[i].legacy_unlock = 1;
2411
2412 /*
2413 * Manually mark other sectors as
2414 * unlocked (unprotected)
2415 */
2416 for (k = 1; k < flash_info[i].sector_count; k++)
2417 flash_info[i].protect[k] = 0;
2418 } else {
2419 /*
2420 * No legancy unlocking -> unlock all sectors
2421 */
2422 flash_protect (FLAG_PROTECT_CLEAR,
2423 flash_info[i].start[0],
2424 flash_info[i].start[0]
2425 + flash_info[i].size - 1,
2426 &flash_info[i]);
2427 }
Stefan Roese79b4cda2006-02-28 15:29:58 +01002428 }
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002429#endif /* CONFIG_SYS_FLASH_PROTECTION */
wdenk5653fc32004-02-08 22:55:38 +00002430 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002431
Heiko Schocher6ee14162011-04-04 08:10:21 +02002432 flash_protect_default();
Piotr Ziecik91809ed2008-11-17 15:57:58 +01002433#ifdef CONFIG_FLASH_CFI_MTD
2434 cfi_mtd_init();
2435#endif
2436
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002437 return (size);
wdenk5653fc32004-02-08 22:55:38 +00002438}
Thomas Chouf1056912015-11-07 14:31:08 +08002439
2440#ifdef CONFIG_CFI_FLASH /* for driver model */
2441static int cfi_flash_probe(struct udevice *dev)
2442{
2443 void *blob = (void *)gd->fdt_blob;
Simon Glasse160f7d2017-01-17 16:52:55 -07002444 int node = dev_of_offset(dev);
Thomas Chouf1056912015-11-07 14:31:08 +08002445 const fdt32_t *cell;
2446 phys_addr_t addr;
2447 int parent, addrc, sizec;
2448 int len, idx;
2449
2450 parent = fdt_parent_offset(blob, node);
2451 of_bus_default_count_cells(blob, parent, &addrc, &sizec);
2452 /* decode regs, there may be multiple reg tuples. */
2453 cell = fdt_getprop(blob, node, "reg", &len);
2454 if (!cell)
2455 return -ENOENT;
2456 idx = 0;
2457 len /= sizeof(fdt32_t);
2458 while (idx < len) {
2459 addr = fdt_translate_address((void *)blob,
2460 node, cell + idx);
2461 cfi_flash_base[cfi_flash_num_flash_banks++] = addr;
2462 idx += addrc + sizec;
2463 }
2464 gd->bd->bi_flashstart = cfi_flash_base[0];
2465
2466 return 0;
2467}
2468
2469static const struct udevice_id cfi_flash_ids[] = {
2470 { .compatible = "cfi-flash" },
2471 { .compatible = "jedec-flash" },
2472 {}
2473};
2474
2475U_BOOT_DRIVER(cfi_flash) = {
2476 .name = "cfi_flash",
2477 .id = UCLASS_MTD,
2478 .of_match = cfi_flash_ids,
2479 .probe = cfi_flash_probe,
2480};
2481#endif /* CONFIG_CFI_FLASH */