blob: 4e5b44a4e45855417e873dc77305ff02475aea43 [file] [log] [blame]
wdenk5c952cf2004-10-10 21:27:30 +00001/*
2 * (C) Copyright 2004, Psyent Corporation <www.psyent.com>
3 * Scott McNutt <smcnutt@psyent.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenk5c952cf2004-10-10 21:27:30 +00006 */
7
8#ifndef __ASM_NIOS2_IO_H_
9#define __ASM_NIOS2_IO_H_
10
Haiying Wang3a197b22007-02-21 16:52:31 +010011static inline void sync(void)
12{
13 __asm__ __volatile__ ("sync" : : : "memory");
14}
wdenk5c952cf2004-10-10 21:27:30 +000015
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010016/*
17 * Given a physical address and a length, return a virtual address
18 * that can be used to access the memory range with the caching
19 * properties specified by "flags".
20 */
Thomas Chou1cda48f2015-10-29 21:00:32 +080021#define MAP_NOCACHE 1
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010022
23static inline void *
24map_physmem(phys_addr_t paddr, unsigned long len, unsigned long flags)
25{
Thomas Chou1ce61cb2015-10-27 08:30:22 +080026 DECLARE_GLOBAL_DATA_PTR;
27 if (flags)
28 return (void *)(paddr | gd->arch.io_region_base);
29 else
30 return (void *)(paddr | gd->arch.mem_region_base);
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010031}
Paul Burtone16986c2017-09-14 15:05:11 -070032#define map_physmem map_physmem
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010033
Paul Burtone16986c2017-09-14 15:05:11 -070034static inline void *phys_to_virt(phys_addr_t paddr)
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010035{
Paul Burtone16986c2017-09-14 15:05:11 -070036 DECLARE_GLOBAL_DATA_PTR;
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010037
Paul Burtone16986c2017-09-14 15:05:11 -070038 return (void *)(paddr | gd->arch.mem_region_base);
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010039}
Paul Burtone16986c2017-09-14 15:05:11 -070040#define phys_to_virt phys_to_virt
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010041
Kumar Gala65e43a12008-12-13 17:20:27 -060042static inline phys_addr_t virt_to_phys(void * vaddr)
43{
Thomas Chou8a3ea972015-10-22 15:38:24 +080044 DECLARE_GLOBAL_DATA_PTR;
Thomas Chou2de48232015-10-27 09:02:17 +080045 return (phys_addr_t)vaddr & gd->arch.physaddr_mask;
Kumar Gala65e43a12008-12-13 17:20:27 -060046}
Paul Burtone16986c2017-09-14 15:05:11 -070047#define virt_to_phys virt_to_phys
Kumar Gala65e43a12008-12-13 17:20:27 -060048
Haavard Skinnemoen812711c2007-12-13 12:56:31 +010049#define __raw_writeb(v,a) (*(volatile unsigned char *)(a) = (v))
50#define __raw_writew(v,a) (*(volatile unsigned short *)(a) = (v))
51#define __raw_writel(v,a) (*(volatile unsigned int *)(a) = (v))
52
53#define __raw_readb(a) (*(volatile unsigned char *)(a))
54#define __raw_readw(a) (*(volatile unsigned short *)(a))
55#define __raw_readl(a) (*(volatile unsigned int *)(a))
56
wdenk0c1c117c2005-03-30 23:28:18 +000057#define readb(addr)\
58 ({unsigned char val;\
59 asm volatile( "ldbio %0, 0(%1)" :"=r"(val) : "r" (addr)); val;})
60#define readw(addr)\
61 ({unsigned short val;\
62 asm volatile( "ldhio %0, 0(%1)" :"=r"(val) : "r" (addr)); val;})
63#define readl(addr)\
64 ({unsigned long val;\
65 asm volatile( "ldwio %0, 0(%1)" :"=r"(val) : "r" (addr)); val;})
Scott McNuttc2ced002006-06-08 11:59:57 -040066
Scott McNutt3ea00372010-03-21 21:24:43 -040067#define writeb(val,addr)\
68 asm volatile ("stbio %0, 0(%1)" : : "r" (val), "r" (addr))
69#define writew(val,addr)\
70 asm volatile ("sthio %0, 0(%1)" : : "r" (val), "r" (addr))
71#define writel(val,addr)\
72 asm volatile ("stwio %0, 0(%1)" : : "r" (val), "r" (addr))
wdenk0c1c117c2005-03-30 23:28:18 +000073
74#define inb(addr) readb(addr)
75#define inw(addr) readw(addr)
76#define inl(addr) readl(addr)
Scott McNutt3ea00372010-03-21 21:24:43 -040077#define outb(val, addr) writeb(val,addr)
78#define outw(val, addr) writew(val,addr)
79#define outl(val, addr) writel(val,addr)
wdenk0c1c117c2005-03-30 23:28:18 +000080
81static inline void insb (unsigned long port, void *dst, unsigned long count)
82{
83 unsigned char *p = dst;
84 while (count--) *p++ = inb (port);
85}
86static inline void insw (unsigned long port, void *dst, unsigned long count)
87{
88 unsigned short *p = dst;
89 while (count--) *p++ = inw (port);
90}
91static inline void insl (unsigned long port, void *dst, unsigned long count)
92{
93 unsigned long *p = dst;
94 while (count--) *p++ = inl (port);
95}
96
97static inline void outsb (unsigned long port, const void *src, unsigned long count)
98{
99 const unsigned char *p = src;
100 while (count--) outb (*p++, port);
101}
102
103static inline void outsw (unsigned long port, const void *src, unsigned long count)
104{
105 const unsigned short *p = src;
106 while (count--) outw (*p++, port);
107}
108static inline void outsl (unsigned long port, const void *src, unsigned long count)
109{
110 const unsigned long *p = src;
111 while (count--) outl (*p++, port);
112}
wdenk5c952cf2004-10-10 21:27:30 +0000113
Thomas Choud21275e2015-09-30 20:56:53 +0800114/*
115 * Clear and set bits in one shot. These macros can be used to clear and
116 * set multiple bits in a register using a single call. These macros can
117 * also be used to set a multiple-bit bit pattern using a mask, by
118 * specifying the mask in the 'clear' parameter and the new bit pattern
119 * in the 'set' parameter.
120 */
121
122#define out_arch(type,endian,a,v) __raw_write##type(cpu_to_##endian(v),a)
123#define in_arch(type,endian,a) endian##_to_cpu(__raw_read##type(a))
124
125#define out_le32(a,v) out_arch(l,le32,a,v)
126#define out_le16(a,v) out_arch(w,le16,a,v)
127
128#define in_le32(a) in_arch(l,le32,a)
129#define in_le16(a) in_arch(w,le16,a)
130
131#define out_be32(a,v) out_arch(l,be32,a,v)
132#define out_be16(a,v) out_arch(w,be16,a,v)
133
134#define in_be32(a) in_arch(l,be32,a)
135#define in_be16(a) in_arch(w,be16,a)
136
137#define out_8(a,v) __raw_writeb(v,a)
138#define in_8(a) __raw_readb(a)
139
140#define clrbits(type, addr, clear) \
141 out_##type((addr), in_##type(addr) & ~(clear))
142
143#define setbits(type, addr, set) \
144 out_##type((addr), in_##type(addr) | (set))
145
146#define clrsetbits(type, addr, clear, set) \
147 out_##type((addr), (in_##type(addr) & ~(clear)) | (set))
148
149#define clrbits_be32(addr, clear) clrbits(be32, addr, clear)
150#define setbits_be32(addr, set) setbits(be32, addr, set)
151#define clrsetbits_be32(addr, clear, set) clrsetbits(be32, addr, clear, set)
152
153#define clrbits_le32(addr, clear) clrbits(le32, addr, clear)
154#define setbits_le32(addr, set) setbits(le32, addr, set)
155#define clrsetbits_le32(addr, clear, set) clrsetbits(le32, addr, clear, set)
156
157#define clrbits_be16(addr, clear) clrbits(be16, addr, clear)
158#define setbits_be16(addr, set) setbits(be16, addr, set)
159#define clrsetbits_be16(addr, clear, set) clrsetbits(be16, addr, clear, set)
160
161#define clrbits_le16(addr, clear) clrbits(le16, addr, clear)
162#define setbits_le16(addr, set) setbits(le16, addr, set)
163#define clrsetbits_le16(addr, clear, set) clrsetbits(le16, addr, clear, set)
164
165#define clrbits_8(addr, clear) clrbits(8, addr, clear)
166#define setbits_8(addr, set) setbits(8, addr, set)
167#define clrsetbits_8(addr, clear, set) clrsetbits(8, addr, clear, set)
168
Thomas Chou207e97b2015-11-05 15:09:57 +0800169#define memset_io(a, b, c) memset((void *)(a), (b), (c))
170#define memcpy_fromio(a, b, c) memcpy((a), (void *)(b), (c))
171#define memcpy_toio(a, b, c) memcpy((void *)(a), (b), (c))
172
Paul Burtone16986c2017-09-14 15:05:11 -0700173#include <asm-generic/io.h>
174
wdenk5c952cf2004-10-10 21:27:30 +0000175#endif /* __ASM_NIOS2_IO_H_ */