blob: c7fa37e8232b5c0f66aa6d7a7d0b16ea45b8beea [file] [log] [blame]
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +00001/*
2 * (C) Copyright 2013
3 * Texas Instruments Incorporated.
4 * Sricharan R <r.sricharan@ti.com>
5 *
6 * Derived from OMAP4 done by:
7 * Aneesh V <aneesh@ti.com>
8 *
9 * TI OMAP5 AND DRA7XX common configuration settings
10 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +020011 * SPDX-License-Identifier: GPL-2.0+
Tom Rinia8017572013-08-09 11:22:18 -040012 *
13 * For more details, please see the technical documents listed at
14 * http://www.ti.com/product/omap5432
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000015 */
16
17#ifndef __CONFIG_OMAP5_COMMON_H
18#define __CONFIG_OMAP5_COMMON_H
19
Tom Rinia8017572013-08-09 11:22:18 -040020#define CONFIG_OMAP54XX
21#define CONFIG_DISPLAY_CPUINFO
22#define CONFIG_DISPLAY_BOARDINFO
23#define CONFIG_MISC_INIT_R
24#define CONFIG_ARCH_CPU_INIT
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000025
Tom Rinia8017572013-08-09 11:22:18 -040026#define CONFIG_SYS_CACHELINE_SIZE 64
27
28/* Use General purpose timer 1 */
29#define CONFIG_SYS_TIMERBASE GPT2_BASE
30
Tom Rini078aa4f2013-08-20 08:53:52 -040031/*
32 * For the DDR timing information we can either dynamically determine
33 * the timings to use or use pre-determined timings (based on using the
34 * dynamic method. Default to the static timing infomation.
35 */
Tom Rinia8017572013-08-09 11:22:18 -040036#define CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
Tom Rinia8017572013-08-09 11:22:18 -040037#ifndef CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
38#define CONFIG_SYS_AUTOMATIC_SDRAM_DETECTION
39#define CONFIG_SYS_DEFAULT_LPDDR2_TIMINGS
40#endif
41
42#ifndef CONFIG_SPL_BUILD
43#define CONFIG_PALMAS_POWER
44#endif
45
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000046#include <asm/arch/cpu.h>
47#include <asm/arch/omap.h>
48
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000049#define CONFIG_ENV_SIZE (128 << 10)
Tom Rinia8017572013-08-09 11:22:18 -040050
51#include <configs/ti_armv7_common.h>
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000052
53/*
54 * Hardware drivers
55 */
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000056#define CONFIG_SYS_NS16550
57#define CONFIG_SYS_NS16550_SERIAL
58#define CONFIG_SYS_NS16550_REG_SIZE (-4)
Tom Rinia8017572013-08-09 11:22:18 -040059#define CONFIG_SYS_NS16550_CLK 48000000
Tom Rinidd2445e2013-04-05 06:21:46 +000060
Tom Rinia8017572013-08-09 11:22:18 -040061/* Per-SoC commands */
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000062#undef CONFIG_CMD_NET
63#undef CONFIG_CMD_NFS
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000064
65/*
66 * Environment setup
67 */
Tom Rini9552ee32013-04-05 06:21:45 +000068#ifndef PARTS_DEFAULT
69#define PARTS_DEFAULT
70#endif
71
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000072#define CONFIG_EXTRA_ENV_SETTINGS \
Tom Rinif6723792013-10-18 18:04:19 -040073 "loadaddr=0x80200000\0" \
74 "fdtaddr=0x80F80000\0" \
SRICHARAN Rd3501ed2013-04-01 05:52:39 +000075 "fdt_high=0xffffffff\0" \
Tom Rinif6723792013-10-18 18:04:19 -040076 "rdaddr=0x81000000\0" \
77 "console=" CONSOLEDEV ",115200n8\0" \
Dan Murphya7143212013-06-06 13:27:06 -050078 "fdtfile=undefined\0" \
SRICHARAN R143070d2013-04-04 23:39:27 +000079 "bootpart=0:2\0" \
80 "bootdir=/boot\0" \
SRICHARAN Raaed0a22013-04-04 23:39:47 +000081 "bootfile=zImage\0" \
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000082 "usbtty=cdc_acm\0" \
83 "vram=16M\0" \
Tom Rini9552ee32013-04-05 06:21:45 +000084 "partitions=" PARTS_DEFAULT "\0" \
Tom Rini85b7ac42013-04-11 05:22:10 +000085 "optargs=\0" \
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000086 "mmcdev=0\0" \
Tom Rini7406d322013-10-09 10:59:33 -040087 "mmcroot=/dev/mmcblk1p2 rw\0" \
Tom Rini46afd3e2013-04-11 08:01:42 +000088 "mmcrootfstype=ext4 rootwait\0" \
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000089 "mmcargs=setenv bootargs console=${console} " \
Tom Rini85b7ac42013-04-11 05:22:10 +000090 "${optargs} " \
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000091 "vram=${vram} " \
92 "root=${mmcroot} " \
93 "rootfstype=${mmcrootfstype}\0" \
94 "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
95 "bootscript=echo Running bootscript from mmc${mmcdev} ...; " \
96 "source ${loadaddr}\0" \
Nishanth Menon78fd0042013-04-01 05:52:40 +000097 "loadbootenv=fatload mmc ${mmcdev} ${loadaddr} uEnv.txt\0" \
98 "importbootenv=echo Importing environment from mmc${mmcdev} ...; " \
99 "env import -t ${loadaddr} ${filesize}\0" \
SRICHARAN R143070d2013-04-04 23:39:27 +0000100 "loadimage=load mmc ${bootpart} ${loadaddr} ${bootdir}/${bootfile}\0" \
Tom Rini7406d322013-10-09 10:59:33 -0400101 "mmcboot=mmc dev ${mmcdev}; " \
102 "if mmc rescan; then " \
103 "echo SD/MMC found on device ${mmcdev};" \
104 "if run loadbootenv; then " \
105 "echo Loaded environment from ${bootenv};" \
106 "run importbootenv;" \
107 "fi;" \
108 "if test -n $uenvcmd; then " \
109 "echo Running uenvcmd ...;" \
110 "run uenvcmd;" \
111 "fi;" \
112 "if run loadimage; then " \
113 "run loadfdt; " \
114 "echo Booting from mmc${mmcdev} ...; " \
115 "run mmcargs; " \
116 "bootz ${loadaddr} - ${fdtaddr}; " \
117 "fi;" \
118 "fi;\0" \
SRICHARAN R143070d2013-04-04 23:39:27 +0000119 "findfdt="\
120 "if test $board_name = omap5_uevm; then " \
Dan Murphya7143212013-06-06 13:27:06 -0500121 "setenv fdtfile omap5-uevm.dtb; fi; " \
Dan Murphy45dbbf22013-06-11 11:22:30 -0500122 "if test $board_name = dra7xx; then " \
123 "setenv fdtfile dra7-evm.dtb; fi;" \
Dan Murphya7143212013-06-06 13:27:06 -0500124 "if test $fdtfile = undefined; then " \
125 "echo WARNING: Could not determine device tree to use; fi; \0" \
SRICHARAN R143070d2013-04-04 23:39:27 +0000126 "loadfdt=load mmc ${bootpart} ${fdtaddr} ${bootdir}/${fdtfile};\0" \
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000127
128#define CONFIG_BOOTCOMMAND \
SRICHARAN R143070d2013-04-04 23:39:27 +0000129 "run findfdt; " \
Tom Rini7406d322013-10-09 10:59:33 -0400130 "run mmcboot;" \
131 "setenv mmcdev 1; " \
132 "setenv bootpart 1:2; " \
133 "setenv mmcroot /dev/mmcblk0p2 rw; " \
134 "run mmcboot;" \
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000135
Balaji T Ka5d439c2013-06-06 05:04:32 +0000136
Tom Rini078aa4f2013-08-20 08:53:52 -0400137/*
138 * SPL related defines. The Public RAM memory map the ROM defines the
139 * area between 0x40300000 and 0x4031E000 as a download area for OMAP5
140 * (dra7xx is larger, but we do not need to be larger at this time). We
141 * set CONFIG_SPL_DISPLAY_PRINT to have omap_rev_string() called and
142 * print some information.
143 */
Tom Rinic3799fc2013-08-20 08:53:45 -0400144#define CONFIG_SPL_TEXT_BASE 0x40300000
145#define CONFIG_SPL_MAX_SIZE (0x4031E000 - CONFIG_SPL_TEXT_BASE)
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000146#define CONFIG_SPL_DISPLAY_PRINT
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000147#define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/omap-common/u-boot-spl.lds"
148
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +0000149#endif /* __CONFIG_OMAP5_COMMON_H */