blob: 3e04cfe730dd97bf6f25d5642387387a55686fd8 [file] [log] [blame]
Niklaus Giger75a66dc2008-02-25 18:46:42 +01001/*
2 *(C) Copyright 2005-2007 Netstal Maschinen AG
3 * Niklaus Giger (Niklaus.Giger@netstal.com)
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/************************************************************************
25 * mcu25.h - configuration for MCU25 board (similar to hcu4.h)
26 ***********************************************************************/
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*-----------------------------------------------------------------------
32 * High Level Configuration Options
33 *----------------------------------------------------------------------*/
34#define CONFIG_MCU25 1 /* Board is MCU25 */
35#define CONFIG_4xx 1 /* ... PPC4xx family */
36#define CONFIG_405GP 1
37#define CONFIG_4xx 1
Niklaus Gigerc11da192008-10-01 14:46:13 +020038#define CONFIG_HOSTNAME mcu25
39
40/*
41 * Include common defines/options for all boards produced by Netstal Maschinen
42 */
43#include "netstal-common.h"
Niklaus Giger75a66dc2008-02-25 18:46:42 +010044
45#define CONFIG_SYS_CLK_FREQ 33333333 /* external freq to pll */
46
47#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
48#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
49
50/*-----------------------------------------------------------------------
51 * Base addresses -- Note these are effective addresses where the
52 * actual resources get mapped (not physical addresses)
53*----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020054#define CONFIG_SYS_MONITOR_LEN (320 * 1024) /* Reserve 320 kB for Monitor */
55#define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */
Niklaus Giger75a66dc2008-02-25 18:46:42 +010056
57
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020058#define CONFIG_SYS_SDRAM_BASE 0x00000000 /* _must_ be 0 */
59#define CONFIG_SYS_FLASH_BASE 0xfff80000 /* start of FLASH */
60#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
Niklaus Giger75a66dc2008-02-25 18:46:42 +010061
62/* ... with on-chip memory here (4KBytes) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020063#define CONFIG_SYS_OCM_DATA_ADDR 0xF4000000
64#define CONFIG_SYS_OCM_DATA_SIZE 0x00001000
Niklaus Giger75a66dc2008-02-25 18:46:42 +010065/* Do not set up locked dcache as init ram. */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020066#undef CONFIG_SYS_INIT_DCACHE_CS
Niklaus Giger75a66dc2008-02-25 18:46:42 +010067
68/* Use the On-Chip-Memory (OCM) as a temporary stack for the startup code. */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020069#define CONFIG_SYS_TEMP_STACK_OCM 1
Niklaus Giger75a66dc2008-02-25 18:46:42 +010070
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020071#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* OCM */
72#define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE
73#define CONFIG_SYS_GBL_DATA_SIZE 256 /* num bytes initial data */
74#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
Michael Zaidman800eb092010-09-20 08:51:53 +020075#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET - 0x4)
Niklaus Giger75a66dc2008-02-25 18:46:42 +010076
77/*-----------------------------------------------------------------------
78 * Serial Port
79 *----------------------------------------------------------------------*/
80/*
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020081 * If CONFIG_SYS_EXT_SERIAL_CLOCK, then the UART divisor is 1.
82 * If CONFIG_SYS_405_UART_ERRATA_59, then UART divisor is 31.
83 * Otherwise, UART divisor is determined by CPU Clock and CONFIG_SYS_BASE_BAUD value.
Niklaus Giger75a66dc2008-02-25 18:46:42 +010084 * The Linux BASE_BAUD define should match this configuration.
85 * baseBaud = cpuClock/(uartDivisor*16)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020086 * If CONFIG_SYS_405_UART_ERRATA_59 and 200MHz CPU clock,
Niklaus Giger75a66dc2008-02-25 18:46:42 +010087 * set Linux BASE_BAUD to 403200.
88 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020089#undef CONFIG_SYS_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */
90#define CONFIG_SYS_BASE_BAUD 691200
Niklaus Giger75a66dc2008-02-25 18:46:42 +010091
Niklaus Giger75a66dc2008-02-25 18:46:42 +010092/* Set console baudrate to 9600 */
93#define CONFIG_BAUDRATE 9600
94
Niklaus Giger75a66dc2008-02-25 18:46:42 +010095/*-----------------------------------------------------------------------
96 * Flash
97 *----------------------------------------------------------------------*/
98
99/* Use common CFI driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200100#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200101#define CONFIG_FLASH_CFI_DRIVER
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100102/* board provides its own flash_init code */
103#define CONFIG_FLASH_CFI_LEGACY 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200104#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
105#define CONFIG_SYS_FLASH_LEGACY_512Kx8 1
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100106
107/* print 'E' for empty sector on flinfo */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200108#define CONFIG_SYS_FLASH_EMPTY_INFO
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100109
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200110#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
111#define CONFIG_SYS_MAX_FLASH_SECT 8 /* max number of sectors on one chip */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100112
113/*-----------------------------------------------------------------------
114 * Environment
115 *----------------------------------------------------------------------*/
116
Jean-Christophe PLAGNIOL-VILLARD9314cee2008-09-10 22:47:59 +0200117#undef CONFIG_ENV_IS_IN_NVRAM
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200118#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD93f6d722008-09-10 22:48:00 +0200119#undef CONFIG_ENV_IS_NOWHERE
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100120
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200121#ifdef CONFIG_ENV_IS_IN_EEPROM
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100122/* Put the environment after the SDRAM configuration */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200123#define PROM_SIZE 2048
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200124#define CONFIG_ENV_OFFSET 512
125#define CONFIG_ENV_SIZE (PROM_SIZE-CONFIG_ENV_OFFSET)
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100126#endif
127
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200128#ifdef CONFIG_ENV_IS_IN_FLASH
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100129/* Put the environment in Flash */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200130#define CONFIG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200131#define CONFIG_ENV_ADDR ((-CONFIG_SYS_MONITOR_LEN)-CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200132#define CONFIG_ENV_SIZE 8*1024 /* 8 KB Environment Sector */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100133
134/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200135#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
136#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100137#endif
138
139/*-----------------------------------------------------------------------
140 * I2C stuff for a ATMEL AT24C16 (2kB holding ENV, we are using the
141 * the first internal I2C controller of the PPC440EPx
142 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_SPD_BUS_NUM 0
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100144
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100145/* Setup some board specific values for the default environment variables */
Niklaus Gigerc11da192008-10-01 14:46:13 +0200146#define CONFIG_IPADDR 172.25.1.25
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100147
Niklaus Gigerc11da192008-10-01 14:46:13 +0200148#define CONFIG_EXTRA_ENV_SETTINGS \
149 CONFIG_NETSTAL_DEF_ENV \
150 CONFIG_NETSTAL_DEF_ENV_POWERPC \
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100151 ""
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100152
153/*
154 * BOOTP options
155 */
156#define CONFIG_BOOTP_BOOTFILESIZE
157#define CONFIG_BOOTP_BOOTPATH
158#define CONFIG_BOOTP_GATEWAY
159#define CONFIG_BOOTP_HOSTNAME
160
161/*
162 * Command line configuration.
163 */
164#include <config_cmd_default.h>
165
166#define CONFIG_CMD_ASKENV
167#define CONFIG_CMD_CACHE
168#define CONFIG_CMD_DHCP
169#define CONFIG_CMD_DIAG
170#define CONFIG_CMD_EEPROM
171#define CONFIG_CMD_ELF
172#define CONFIG_CMD_FLASH
173#define CONFIG_CMD_I2C
174#define CONFIG_CMD_IMMAP
175#define CONFIG_CMD_IRQ
176#define CONFIG_CMD_MII
177#define CONFIG_CMD_NET
178#define CONFIG_CMD_PING
179#define CONFIG_CMD_REGINFO
180#define CONFIG_CMD_SDRAM
181
182/* SPD EEPROM (sdram speed config) disabled */
183#define CONFIG_SPD_EEPROM 1
184#define SPD_EEPROM_ADDRESS 0x50
185
186/* POST support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200187#define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
188 CONFIG_SYS_POST_CPU | \
189 CONFIG_SYS_POST_UART | \
190 CONFIG_SYS_POST_I2C | \
191 CONFIG_SYS_POST_CACHE | \
192 CONFIG_SYS_POST_ETHER | \
193 CONFIG_SYS_POST_SPR)
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100194
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200195#define CONFIG_SYS_POST_UART_TABLE {UART0_BASE}
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100196#undef CONFIG_LOGBUFFER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200197#define CONFIG_SYS_POST_CACHE_ADDR 0x00800000 /* free virtual address */
198#define CONFIG_SYS_CONSOLE_IS_IN_ENV /* Otherwise it catches logbuffer as output */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100199
200/*-----------------------------------------------------------------------
201 * Miscellaneous configurable options
202 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_LONGHELP /* undef to save memory */
204#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100205#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200206 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100207#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200208 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100209#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200210#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
211#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
212#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100213
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
215#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100216
217
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200218#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100219
220/*-----------------------------------------------------------------------
221 * External Bus Controller (EBC) Setup
222 */
223
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224#define CONFIG_SYS_EBC_CFG 0x98400000
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100225
226/* Memory Bank 0 (Flash Bank 0) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200227#define CONFIG_SYS_EBC_PB0AP 0x02005400
228#define CONFIG_SYS_EBC_PB0CR 0xFFF18000 /* BAS=0xFFF,BS=1MB,BU=R/W,BW=8bit*/
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100229
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200230#define CONFIG_SYS_EBC_PB1AP 0x03041200
231#define CONFIG_SYS_EBC_PB1CR 0x7009A000 /* BAS=,BS=MB,BU=R/W,BW=bit */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100232
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233#define CONFIG_SYS_EBC_PB2AP 0x01845200u /* BAS=,BS=MB,BU=R/W,BW=bit */
234#define CONFIG_SYS_EBC_PB2CR 0x7A09A000u
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100235
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200236#define CONFIG_SYS_EBC_PB3AP 0x01845200u /* BAS=,BS=MB,BU=R/W,BW=bit */
237#define CONFIG_SYS_EBC_PB3CR 0x7B09A000u
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100238
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200239#define CONFIG_SYS_EBC_PB4AP 0x01845200u /* BAS=,BS=MB,BU=R/W,BW=bit */
240#define CONFIG_SYS_EBC_PB4CR 0x7C09A000u
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100241
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200242#define CONFIG_SYS_EBC_PB5AP 0x00800200u
243#define CONFIG_SYS_EBC_PB5CR 0x7D81A000u
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100244
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200245#define CONFIG_SYS_EBC_PB6AP 0x01040200u
246#define CONFIG_SYS_EBC_PB6CR 0x7D91A000u
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100247
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200248#define CONFIG_SYS_GPIO0_OR 0x087FFFFF /* GPIO value */
249#define CONFIG_SYS_GPIO0_TCR 0x7FFF8000 /* GPIO value */
250#define CONFIG_SYS_GPIO0_ODR 0xFFFF0000 /* GPIO value */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100251/*
252 * For booting Linux, the board info and command line data
253 * have to be in the first 8 MB of memory, since this is
254 * the maximum mapped by the Linux kernel during initialization.
255 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200256#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100257
258/* Init Memory Controller:
259 *
260 * BR0/1 and OR0/1 (FLASH)
261 */
262
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200263#define FLASH_BASE0_PRELIM CONFIG_SYS_FLASH_BASE /* FLASH bank #0 */
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100264#define FLASH_BASE1_PRELIM 0 /* FLASH bank #1 */
265
266
267/* Configuration Port location */
268#define CONFIG_PORT_ADDR 0xF0000500
269
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200270#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
271#ifdef CONFIG_SYS_HUSH_PARSER
272#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100273#endif
274
275#if defined(CONFIG_CMD_KGDB)
276#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
277#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
278#endif
279
Niklaus Giger75a66dc2008-02-25 18:46:42 +0100280#endif /* __CONFIG_H */