blob: 3622b4ab924fc22713dcb393342fea4e4d013737 [file] [log] [blame]
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +01001/*
2 * (C) Copyright 2003-2004
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * (C) Copyright 2005-2007
6 * Modified for InterControl digsyMTC MPC5200 board by
7 * Frank Bodammer, GCD Hard- & Software GmbH,
8 * frank.bodammer@gcd-solutions.de
9 *
10 * (C) Copyright 2009 Semihalf
11 * Optimized for digsyMTC by: Grzegorz Bernacki <gjb@semihalf.com>
12 *
13 * See file CREDITS for list of people who contributed to this
14 * project.
15 *
16 * This program is free software\; you can redistribute it and/or
17 * modify it under the terms of the GNU General Public License as
18 * published by the Free Software Foundation\; either version 2 of
19 * the License, or (at your option) any later version.
20 *
21 * This program is distributed in the hope that it will be useful,
22 * but WITHOUT ANY WARRANTY\; without even the implied warranty of
23 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
24 * GNU General Public License for more details.
25 *
26 * You should have received a copy of the GNU General Public License
27 * along with this program\; if not, write to the Free Software
28 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
29 * MA 02111-1307 USA
30 */
31
32#ifndef __CONFIG_H
33#define __CONFIG_H
34
35/*
36 * High Level Configuration Options
37 */
38
39#define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */
40#define CONFIG_MPC5200 1 /* (more precisely an MPC5200 CPU) */
41#define CONFIG_DIGSY_MTC 1 /* ... on InterControl digsyMTC board */
42
Wolfgang Denk2ae18242010-10-06 09:05:45 +020043/*
44 * Valid values for CONFIG_SYS_TEXT_BASE are:
45 * 0xFFF00000 boot high (standard configuration)
46 * 0xFE000000 boot low
47 * 0x00100000 boot from RAM (for testing only)
48 */
49#ifndef CONFIG_SYS_TEXT_BASE
50#define CONFIG_SYS_TEXT_BASE 0xFFF00000 /* Standard: boot high */
51#endif
52
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +010053#define CONFIG_SYS_MPC5XXX_CLKIN 33000000
54
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +010055#define CONFIG_SYS_CACHELINE_SIZE 32
56
57/*
58 * Serial console configuration
59 */
60#define CONFIG_PSC_CONSOLE 4 /* console is on PSC4 */
61#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
62#define CONFIG_SYS_BAUDRATE_TABLE \
63 { 9600, 19200, 38400, 57600, 115200, 230400 }
64
65/*
66 * PCI Mapping:
67 * 0x40000000 - 0x4fffffff - PCI Memory
68 * 0x50000000 - 0x50ffffff - PCI IO Space
69 */
70#define CONFIG_PCI 1
71#define CONFIG_PCI_PNP 1
72#define CONFIG_PCI_SCAN_SHOW 1
Anatolij Gustschin4fc823d2011-10-13 05:19:17 +000073#define CONFIG_PCI_BOOTDELAY 250
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +010074
75#define CONFIG_PCI_MEM_BUS 0x40000000
76#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
77#define CONFIG_PCI_MEM_SIZE 0x10000000
78
79#define CONFIG_PCI_IO_BUS 0x50000000
80#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
81#define CONFIG_PCI_IO_SIZE 0x01000000
82
83/*
84 * Partitions
85 */
86#define CONFIG_DOS_PARTITION
87#define CONFIG_BZIP2
88
89/*
Anatolij Gustschina59996e2011-05-29 21:16:20 +000090 * Video
91 */
92#define CONFIG_VIDEO
93
94#ifdef CONFIG_VIDEO
95#define CONFIG_VIDEO_MB862xx
96#define CONFIG_VIDEO_MB862xx_ACCEL
97#define CONFIG_VIDEO_CORALP
98#define CONFIG_CFB_CONSOLE
99#define CONFIG_VIDEO_LOGO
Anatolij Gustschin348de312011-07-16 10:26:50 +0000100#define CONFIG_VIDEO_BMP_LOGO
Anatolij Gustschina59996e2011-05-29 21:16:20 +0000101#define CONFIG_VIDEO_SW_CURSOR
102#define CONFIG_VGA_AS_SINGLE_DEVICE
103#define CONFIG_SYS_CONSOLE_IS_IN_ENV
104#define CONFIG_SPLASH_SCREEN
105#define CONFIG_VIDEO_BMP_GZIP
106#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20) /* decompressed img */
107
108/* Coral-PA clock frequency, geo and other both 133MHz */
109#define CONFIG_SYS_MB862xx_CCF 0x00050000
110/* Video SDRAM parameters */
111#define CONFIG_SYS_MB862xx_MMR 0x11d7fa72
112#endif
113
114/*
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100115 * Command line configuration.
116 */
117#include <config_cmd_default.h>
118
Anatolij Gustschina59996e2011-05-29 21:16:20 +0000119#ifdef CONFIG_VIDEO
120#define CONFIG_CMD_BMP
121#endif
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100122#define CONFIG_CMD_CACHE
123#define CONFIG_CMD_DATE
124#define CONFIG_CMD_DHCP
125#define CONFIG_CMD_DIAG
126#define CONFIG_CMD_EEPROM
127#define CONFIG_CMD_ELF
128#define CONFIG_CMD_EXT2
129#define CONFIG_CMD_FAT
130#define CONFIG_CMD_I2C
131#define CONFIG_CMD_IDE
132#define CONFIG_CMD_IRQ
133#define CONFIG_CMD_MII
134#define CONFIG_CMD_PCI
135#define CONFIG_CMD_PING
136#define CONFIG_CMD_REGINFO
137#define CONFIG_CMD_SAVES
Grzegorz Bernackif1f66ed2009-06-12 11:33:53 +0200138#define CONFIG_CMD_SPI
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100139#define CONFIG_CMD_USB
140
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200141#if (CONFIG_SYS_TEXT_BASE == 0xFF000000)
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100142#define CONFIG_SYS_LOWBOOT 1
143#endif
144
145/*
146 * Autobooting
147 */
148#define CONFIG_BOOTDELAY 1
149
150#undef CONFIG_BOOTARGS
151
Detlev Zundelff276502009-08-05 18:37:45 +0200152#define CONFIG_EXTRA_ENV_SETTINGS \
153 "fw_image=digsyMPC.img\0" \
154 "mtcb_start=mtc led diag orange; run mtcb_1\0" \
155 "mtcb_clearled=for x in user1 user2 usbpwr usbbusy; " \
156 "do mtc led $x; done\0" \
157 "mtcb_1=if mtc key; then run mtcb_clearled mtcb_update; " \
158 "else run mtcb_fw; fi\0" \
159 "mtcb_fw=if bootm ff000000; then echo FIRMWARE OK!; " \
160 "else echo BAD FIRMWARE CRC!; mtc led diag red; fi\0" \
161 "mtcb_update=mtc led user1 orange;" \
162 "while mtc key; do ; done; run mtcb_2;\0" \
163 "mtcb_2=mtc led user1 green 2; usb reset; run mtcb_usb1;\0" \
164 "mtcb_usb1=if fatload usb 0 400000 script.img; " \
165 "then run mtcb_doscript; else run mtcb_usb2; fi\0" \
166 "mtcb_usb2=if fatload usb 0 400000 $fw_image; " \
167 "then run mtcb_dousb; else run mtcb_ide; fi\0" \
168 "mtcb_doscript=run mtcb_usbleds; mtc led user2 orange 2; " \
169 "run mtcb_wait_flickr mtcb_ds_1;\0" \
170 "mtcb_ds_1=if imi 400000; then mtc led usbbusy; " \
171 "source 400000; else run mtcb_error; fi\0" \
172 "mtcb_dousb=run mtcb_usbleds mtcb_wait_flickr mtcb_du_1;\0" \
173 "mtcb_du_1=if imi 400000; then run mtcb_du_2; " \
174 "else run mtcb_error; fi\0" \
175 "mtcb_du_2=run mtcb_clear mtcb_prog; mtc led usbbusy; " \
176 "run mtcb_checkfw\0" \
177 "mtcb_checkfw=if imi ff000000; then run mtcb_success; " \
178 "else run mtcb_error; fi\0" \
179 "mtcb_waitkey=mtc key; until test $? -eq 0; do mtc key; done\0" \
180 "mtcb_wait_flickr=run mtcb_waitkey mtcb_uledflckr\0" \
181 "mtcb_usbleds=mtc led usbpwr green; mtc led usbbusy orange 1;\0"\
182 "mtcb_uledflckr=mtc led user1 orange 11\0" \
183 "mtcb_error=mtc led user1 red\0" \
184 "mtcb_clear=erase ff000000 ff0fffff\0" \
185 "mtcb_prog=cp.b 400000 ff000000 ${filesize}\0" \
186 "mtcb_success=mtc led user1 green\0" \
187 "mtcb_ide=if fatload ide 0 400000 $fw_image;" \
188 "then run mtcb_doide; else run mtcb_error; fi\0" \
189 "mtcb_doide=mtc led user2 green 1;" \
190 "run mtcb_wait_flickr mtcb_di_1;\0" \
191 "mtcb_di_1=if imi 400000; then run mtcb_di_2;" \
192 "else run mtcb_error; fi\0" \
193 "mtcb_di_2=run mtcb_clear; run mtcb_prog mtcb_checkfw\0" \
194 "ramdisk_num_sector=16\0" \
195 "flash_base=ff000000\0" \
196 "flashdisk_size=e00000\0" \
197 "env_sector=fff60000\0" \
198 "flashdisk_start=ff100000\0" \
199 "load_cmd=tftp 400000 digsyMPC.img\0" \
200 "clear_cmd=erase ff000000 ff0fffff\0" \
201 "flash_cmd=cp.b 400000 ff000000 ${filesize}\0" \
202 "update_cmd=run load_cmd; " \
203 "iminfo 400000; " \
204 "run clear_cmd flash_cmd; " \
205 "iminfo ff000000\0" \
206 "spi_driver=yes\0" \
207 "spi_watchdog=no\0" \
208 "ftps_start=yes\0" \
209 "ftps_user1=admin\0" \
210 "ftps_pass1=admin\0" \
211 "ftps_base1=/\0" \
212 "ftps_home1=/\0" \
213 "plc_sio_srv=no\0" \
214 "plc_sio_baud=57600\0" \
215 "plc_sio_parity=no\0" \
216 "plc_sio_stop=1\0" \
217 "plc_sio_com=2\0" \
218 "plc_eth_srv=yes\0" \
219 "plc_eth_port=1200\0" \
220 "plc_root=/ide/\0" \
221 "diag_level=0\0" \
222 "webvisu=no\0" \
223 "plc_can1_routing=no\0" \
224 "plc_can1_baudrate=250\0" \
225 "plc_can2_routing=no\0" \
226 "plc_can2_baudrate=250\0" \
227 "plc_can3_routing=no\0" \
228 "plc_can3_baudrate=250\0" \
229 "plc_can4_routing=no\0" \
230 "plc_can4_baudrate=250\0" \
231 "netdev=eth0\0" \
232 "console=ttyPSC0\0" \
233 "kernel_addr_r=400000\0" \
234 "fdt_addr_r=600000\0" \
235 "nfsargs=setenv bootargs root=/dev/nfs rw " \
236 "nfsroot=${serverip}:${rootpath}\0" \
237 "addip=setenv bootargs ${bootargs} " \
238 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
239 "${netmask}:${hostname}:${netdev}:off panic=1\0" \
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100240 "addcons=setenv bootargs ${bootargs} console=${console},${baudrate}\0"\
Detlev Zundelff276502009-08-05 18:37:45 +0200241 "rootpath=/opt/eldk/ppc_6xx\0" \
242 "net_nfs=tftp ${kernel_addr_r} ${bootfile};" \
243 "tftp ${fdt_addr_r} ${fdt_file};" \
244 "run nfsargs addip addcons;" \
245 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
246 "load=tftp 200000 ${u-boot}\0" \
247 "update=protect off FFF00000 +${filesize};" \
248 "erase FFF00000 +${filesize};" \
249 "cp.b 200000 FFF00000 ${filesize};" \
250 "protect on FFF00000 +${filesize}\0" \
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100251 ""
252
Detlev Zundelff276502009-08-05 18:37:45 +0200253#define CONFIG_BOOTCOMMAND "run mtcb_start"
254
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100255/*
Grzegorz Bernackif1f66ed2009-06-12 11:33:53 +0200256 * SPI configuration
257 */
258#define CONFIG_HARD_SPI 1
259#define CONFIG_MPC52XX_SPI 1
260
261/*
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100262 * I2C configuration
263 */
264#define CONFIG_HARD_I2C 1
265#define CONFIG_SYS_I2C_MODULE 1
266#define CONFIG_SYS_I2C_SPEED 100000
267#define CONFIG_SYS_I2C_SLAVE 0x7F
268
269/*
270 * EEPROM configuration
271 */
272#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* 1010000x */
273#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
274#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
275#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 70
276
277/*
278 * RTC configuration
279 */
Heiko Schocher466f0132011-01-13 08:25:00 +0100280#if defined(CONFIG_DIGSY_REV5)
281#define CONFIG_SYS_I2C_RTC_ADDR 0x56
282#define CONFIG_RTC_RV3029
Heiko Schochera01ebd92011-03-28 09:24:23 +0200283/* Enable 5k Ohm trickle charge resistor */
284#define CONFIG_SYS_RV3029_TCR 0x20
Heiko Schocher466f0132011-01-13 08:25:00 +0100285#else
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100286#define CONFIG_RTC_DS1337
287#define CONFIG_SYS_I2C_RTC_ADDR 0x68
Werner Pfisterc569ad62009-09-21 14:49:56 +0200288#define CONFIG_SYS_DS1339_TCR_VAL 0xAB /* diode + 4k resistor */
Heiko Schocher466f0132011-01-13 08:25:00 +0100289#endif
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100290
291/*
292 * Flash configuration
293 */
294#define CONFIG_SYS_FLASH_CFI 1
295#define CONFIG_FLASH_CFI_DRIVER 1
296
Heiko Schocher466f0132011-01-13 08:25:00 +0100297#if defined(CONFIG_DIGSY_REV5)
298#define CONFIG_SYS_FLASH_BASE 0xFE000000
299#define CONFIG_SYS_FLASH_BASE_CS1 0xFC000000
300#define CONFIG_SYS_MAX_FLASH_BANKS 2
Heiko Schocher927d2ce2011-01-21 07:23:35 +0100301#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, \
302 CONFIG_SYS_FLASH_BASE_CS1}
Heiko Schocher466f0132011-01-13 08:25:00 +0100303#define CONFIG_SYS_UPDATE_FLASH_SIZE
304#define CONFIG_FDT_FIXUP_NOR_FLASH_SIZE
305#else
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100306#define CONFIG_SYS_FLASH_BASE 0xFF000000
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100307#define CONFIG_SYS_MAX_FLASH_BANKS 1
Heiko Schocher466f0132011-01-13 08:25:00 +0100308#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
309#endif
310
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100311#define CONFIG_SYS_MAX_FLASH_SECT 256
312#define CONFIG_FLASH_16BIT
313#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
Heiko Schocher466f0132011-01-13 08:25:00 +0100314#define CONFIG_SYS_FLASH_SIZE 0x01000000
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100315#define CONFIG_SYS_FLASH_ERASE_TOUT 240000
316#define CONFIG_SYS_FLASH_WRITE_TOUT 500
317
318#define CONFIG_OF_LIBFDT 1
319#define CONFIG_OF_BOARD_SETUP 1
320
321#define OF_CPU "PowerPC,5200@0"
322#define OF_SOC "soc5200@f0000000"
323#define OF_TBCLK (bd->bi_busfreq / 4)
324
325#define CONFIG_BOARD_EARLY_INIT_R
326#define CONFIG_MISC_INIT_R
327
328/*
329 * Environment settings
330 */
331#define CONFIG_ENV_IS_IN_FLASH 1
332#if defined(CONFIG_LOWBOOT)
333#define CONFIG_ENV_ADDR 0xFF060000
334#else /* CONFIG_LOWBOOT */
335#define CONFIG_ENV_ADDR 0xFFF60000
336#endif /* CONFIG_LOWBOOT */
337#define CONFIG_ENV_SIZE 0x10000
338#define CONFIG_ENV_SECT_SIZE 0x20000
339#define CONFIG_ENV_OVERWRITE 1
340
341/*
342 * Memory map
343 */
344#define CONFIG_SYS_MBAR 0xF0000000
345#define CONFIG_SYS_SDRAM_BASE 0x00000000
346#if !defined(CONFIG_SYS_LOWBOOT)
347#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
348#else
349#define CONFIG_SYS_DEFAULT_MBAR 0xF0000000
350#endif
351
352/*
353 * Use SRAM until RAM will be available
354 */
355#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
Wolfgang Denk553f0982010-10-26 13:32:32 +0200356#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100357
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100358#define CONFIG_SYS_GBL_DATA_OFFSET \
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200359 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100360#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
361
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200362#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100363#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
364#define CONFIG_SYS_RAMBOOT 1
365#endif
366
367#define CONFIG_SYS_MONITOR_LEN (256 << 10)
368#define CONFIG_SYS_MALLOC_LEN (4096 << 10)
369#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
370
371/*
372 * Ethernet configuration
373 */
374#define CONFIG_MPC5xxx_FEC 1
375#define CONFIG_MPC5xxx_FEC_MII100
Heiko Schocher1b414932011-04-03 20:10:20 +0000376#if defined(CONFIG_DIGSY_REV5)
377#define CONFIG_PHY_ADDR 0x01
378#else
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100379#define CONFIG_PHY_ADDR 0x00
Heiko Schocher1b414932011-04-03 20:10:20 +0000380#endif
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100381#define CONFIG_PHY_RESET_DELAY 1000
382
383#define CONFIG_NETCONSOLE /* include NetConsole support */
384
385/*
386 * GPIO configuration
Grzegorz Bernacki12602332009-06-12 11:33:55 +0200387 * use pin gpio_wkup_6 as second SDRAM chip select (mem_cs1)
388 * Bit 0 (mask 0x80000000) : 0x1
389 * SPI on Tmr2/3/4/5 pins
390 * Bit 2:3 (mask 0x30000000) : 0x2
391 * ATA cs0/1 on csb_4/5
392 * Bit 6:7 (mask 0x03000000) : 0x2
393 * Ethernet 100Mbit with MD
394 * Bits 12:15 (mask 0x000f0000): 0x5
395 * USB - Two UARTs
396 * Bits 18:19 (mask 0x00003000) : 0x2
397 * PSC3 - USB2 on PSC3
398 * Bits 20:23 (mask 0x00000f00) : 0x1
399 * PSC2 - CAN1&2 on PSC2 pins
400 * Bits 25:27 (mask 0x00000070) : 0x1
401 * PSC1 - AC97 functionality
402 * Bits 29:31 (mask 0x00000007) : 0x2
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100403 */
404#define CONFIG_SYS_GPS_PORT_CONFIG 0xA2552112
405
406/*
407 * Miscellaneous configurable options
408 */
409#define CONFIG_SYS_LONGHELP
410#define CONFIG_AUTO_COMPLETE 1
Grzegorz Bernackia781de12009-06-17 16:20:14 +0200411#define CONFIG_CMDLINE_EDITING 1
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100412#define CONFIG_SYS_PROMPT "=> "
413#define CONFIG_SYS_HUSH_PARSER
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100414
415#define CONFIG_AUTOBOOT_KEYED
416#define CONFIG_AUTOBOOT_PROMPT "autoboot in %d seconds\n", bootdelay
417#define CONFIG_AUTOBOOT_DELAY_STR " "
418
419#define CONFIG_LOOPW 1
420#define CONFIG_MX_CYCLIC 1
421#define CONFIG_ZERO_BOOTDELAY_CHECK
422
423#define CONFIG_SYS_CBSIZE 1024
424#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
425#define CONFIG_SYS_MAXARGS 32
426#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
427
428#define CONFIG_SYS_ALT_MEMTEST
429#define CONFIG_SYS_MEMTEST_SCRATCH 0x00001000
430#define CONFIG_SYS_MEMTEST_START 0x00010000
431#define CONFIG_SYS_MEMTEST_END 0x019fffff
432
433#define CONFIG_SYS_LOAD_ADDR 0x00100000
434
435#define CONFIG_SYS_HZ 1000
436
437/*
438 * Various low-level settings
439 */
440#define CONFIG_SYS_SDRAM_CS1 1
441#define CONFIG_SYS_XLB_PIPELINING 1
442
443#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
444#define CONFIG_SYS_HID0_FINAL HID0_ICE
445
446#if defined(CONFIG_SYS_LOWBOOT)
447#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
448#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
449#define CONFIG_SYS_BOOTCS_CFG 0x0002DD00
450#endif
451
452#define CONFIG_SYS_CS4_START 0x60000000
453#define CONFIG_SYS_CS4_SIZE 0x1000
454#define CONFIG_SYS_CS4_CFG 0x0008FC00
455
456#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
457#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
458#define CONFIG_SYS_CS0_CFG 0x0002DD00
459
Heiko Schocher466f0132011-01-13 08:25:00 +0100460#if defined(CONFIG_DIGSY_REV5)
461#define CONFIG_SYS_CS1_START CONFIG_SYS_FLASH_BASE_CS1
462#define CONFIG_SYS_CS1_SIZE CONFIG_SYS_FLASH_SIZE
463#define CONFIG_SYS_CS1_CFG 0x0002DD00
464#endif
465
Grzegorz Bernacki5c4fa9b2009-03-17 10:06:40 +0100466#define CONFIG_SYS_CS_BURST 0x00000000
467#define CONFIG_SYS_CS_DEADCYCLE 0x11111111
468
469#if !defined(CONFIG_SYS_LOWBOOT)
470#define CONFIG_SYS_RESET_ADDRESS 0xfff00100
471#else
472#define CONFIG_SYS_RESET_ADDRESS 0xff000100
473#endif
474
475/*
476 * USB
477 */
478#define CONFIG_USB_OHCI_NEW
479#define CONFIG_SYS_OHCI_BE_CONTROLLER
480#define CONFIG_USB_STORAGE
481
482#define CONFIG_USB_CLOCK 0x00013333
483#define CONFIG_USB_CONFIG 0x00002000
484
485#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
486#define CONFIG_SYS_USB_OHCI_REGS_BASE MPC5XXX_USB
487#define CONFIG_SYS_USB_OHCI_SLOT_NAME "mpc5200"
488#define CONFIG_SYS_USB_OHCI_CPU_INIT
489
490/*
491 * IDE/ATA
492 */
493#define CONFIG_IDE_RESET
494#define CONFIG_IDE_PREINIT
495
496#define CONFIG_SYS_ATA_CS_ON_I2C2
497#define CONFIG_SYS_IDE_MAXBUS 1
498#define CONFIG_SYS_IDE_MAXDEVICE 1
499
500#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
501#define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA
502#define CONFIG_SYS_ATA_DATA_OFFSET (0x0060)
503#define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET)
504#define CONFIG_SYS_ATA_ALT_OFFSET (0x005C)
505#define CONFIG_SYS_ATA_STRIDE 4
506
507#define CONFIG_ATAPI 1
508#define CONFIG_LBA48 1
509
510#endif /* __CONFIG_H */