Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 1520e81871d677612b19202806fab2de56dfe3e1 / . / arch / arm / dts / rk3399-u-boot.dtsi
blob: 96523a138ae36f6cdf10c6bba0b8435f274078f7 [file] [log] [blame]
Jagan Tekie05b4a42019-03-11 13:50:03 +0530[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Copyright (C) 2019 Jagan Teki <jagan@amarulasolutions.com>
4 */
Peter Robinson5532e3b2020-01-20 09:17:00 +0000[diff] [blame]5#define USB_CLASS_HUB 9
Jagan Tekie05b4a42019-03-11 13:50:03 +0530[diff] [blame]6
Simon Glassc4cea2b2020-07-19 13:55:58 -0600[diff] [blame]7#include "rockchip-u-boot.dtsi"
8
Peter Robinson5532e3b2020-01-20 09:17:00 +0000[diff] [blame]9/ {
10 aliases {
11 mmc0 = &sdhci;
12 mmc1 = &sdmmc;
Jagan Teki765a12d2020-05-09 22:26:23 +0530[diff] [blame]13 pci0 = &pcie0;
Simon Glassc4cea2b2020-07-19 13:55:58 -0600[diff] [blame]14 spi1 = &spi1;
Peter Robinson5532e3b2020-01-20 09:17:00 +0000[diff] [blame]15 };
16
Jonas Karlman1520e812024-04-30 15:30:18 +0000[diff] [blame^]17 chosen {
18 u-boot,spl-boot-order = "same-as-spl", &sdhci, &sdmmc;
19 };
20
Peter Robinson5532e3b2020-01-20 09:17:00 +0000[diff] [blame]21 cic: syscon@ff620000 {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]22 bootph-all;
Peter Robinson5532e3b2020-01-20 09:17:00 +0000[diff] [blame]23 compatible = "rockchip,rk3399-cic", "syscon";
24 reg = <0x0 0xff620000 0x0 0x100>;
25 };
26
27 dfi: dfi@ff630000 {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]28 bootph-all;
Peter Robinson5532e3b2020-01-20 09:17:00 +0000[diff] [blame]29 reg = <0x00 0xff630000 0x00 0x4000>;
30 compatible = "rockchip,rk3399-dfi";
31 rockchip,pmu = <&pmugrf>;
32 clocks = <&cru PCLK_DDR_MON>;
33 clock-names = "pclk_ddr_mon";
34 };
35
Lin Jinhan91e858d2020-03-31 17:39:57 +0800[diff] [blame]36 rng: rng@ff8b8000 {
Jonas Karlman1bc79dc2024-02-17 00:22:36 +0000[diff] [blame]37 compatible = "rockchip,rk3399-crypto";
Lin Jinhan91e858d2020-03-31 17:39:57 +0800[diff] [blame]38 reg = <0x0 0xff8b8000 0x0 0x1000>;
Lin Jinhan91e858d2020-03-31 17:39:57 +0800[diff] [blame]39 };
40
Peter Robinson5532e3b2020-01-20 09:17:00 +0000[diff] [blame]41 dmc: dmc {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]42 bootph-all;
Peter Robinson5532e3b2020-01-20 09:17:00 +0000[diff] [blame]43 compatible = "rockchip,rk3399-dmc";
44 devfreq-events = <&dfi>;
45 interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>;
46 clocks = <&cru SCLK_DDRCLK>;
47 clock-names = "dmc_clk";
48 reg = <0x0 0xffa80000 0x0 0x0800
49 0x0 0xffa80800 0x0 0x1800
50 0x0 0xffa82000 0x0 0x2000
51 0x0 0xffa84000 0x0 0x1000
52 0x0 0xffa88000 0x0 0x0800
53 0x0 0xffa88800 0x0 0x1800
54 0x0 0xffa8a000 0x0 0x2000
55 0x0 0xffa8c000 0x0 0x1000>;
56 };
57
58 pmusgrf: syscon@ff330000 {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]59 bootph-all;
Peter Robinson5532e3b2020-01-20 09:17:00 +0000[diff] [blame]60 compatible = "rockchip,rk3399-pmusgrf", "syscon";
61 reg = <0x0 0xff330000 0x0 0xe3d4>;
62 };
63
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]64};
65
Quentin Schulza4bb36d2022-09-02 15:10:54 +0200[diff] [blame]66#if defined(CONFIG_ROCKCHIP_SPI_IMAGE) && defined(CONFIG_HAS_ROM)
Simon Glassc4cea2b2020-07-19 13:55:58 -0600[diff] [blame]67&binman {
Simon Glass4170dd92023-01-07 14:07:17 -0700[diff] [blame]68 multiple-images;
Simon Glassc4cea2b2020-07-19 13:55:58 -0600[diff] [blame]69 rom {
70 filename = "u-boot.rom";
71 size = <0x400000>;
72 pad-byte = <0xff>;
73
74 mkimage {
75 args = "-n rk3399 -T rkspi";
76 u-boot-spl {
77 };
78 };
79 u-boot-img {
80 offset = <0x40000>;
81 };
82 u-boot {
83 offset = <0x300000>;
84 };
85 fdtmap {
86 };
87 };
88};
Simon Glass4170dd92023-01-07 14:07:17 -0700[diff] [blame]89#endif /* CONFIG_ROCKCHIP_SPI_IMAGE && CONFIG_HAS_ROM */
Simon Glassc4cea2b2020-07-19 13:55:58 -0600[diff] [blame]90
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]91&cru {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]92 bootph-all;
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]93};
94
Yifeng Zhaof8b36082021-11-01 12:43:47 +0800[diff] [blame]95&emmc_phy {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]96 bootph-all;
Yifeng Zhaof8b36082021-11-01 12:43:47 +0800[diff] [blame]97};
98
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]99&grf {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]100 bootph-all;
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]101};
102
103&pinctrl {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]104 bootph-all;
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]105};
106
Jagan Tekiab0ce362019-07-16 17:27:34 +0530[diff] [blame]107&pmu {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]108 bootph-all;
Jagan Tekiab0ce362019-07-16 17:27:34 +0530[diff] [blame]109};
110
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]111&pmugrf {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]112 bootph-all;
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]113};
114
115&pmu {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]116 bootph-all;
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]117};
118
119&pmucru {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]120 bootph-all;
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]121};
122
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]123&sdhci {
Jagan Teki167efc22020-04-28 15:30:17 +0530[diff] [blame]124 max-frequency = <200000000>;
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]125 bootph-all;
Jonas Karlman3b804b32023-05-06 17:41:11 +0000[diff] [blame]126 u-boot,spl-fifo-mode;
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]127};
128
Jagan Tekie05b4a42019-03-11 13:50:03 +0530[diff] [blame]129&sdmmc {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]130 bootph-all;
Deepak Das5c606ca2020-04-15 08:55:24 +0530[diff] [blame]131
132 /* mmc to sram can't do dma, prevent aborts transferring TF-A parts */
133 u-boot,spl-fifo-mode;
Jagan Tekie05b4a42019-03-11 13:50:03 +0530[diff] [blame]134};
Jagan Tekib5f88912019-05-07 23:51:51 +0530[diff] [blame]135
136&spi1 {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]137 bootph-all;
Jagan Tekib5f88912019-05-07 23:51:51 +0530[diff] [blame]138};
Jagan Teki16b0dd42019-06-21 00:25:02 +0530[diff] [blame]139
140&uart0 {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]141 bootph-all;
Jagan Teki16b0dd42019-06-21 00:25:02 +0530[diff] [blame]142};
143
144&uart2 {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]145 bootph-all;
Jagan Teki16b0dd42019-06-21 00:25:02 +0530[diff] [blame]146};
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]147
148&vopb {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]149 bootph-all;
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]150};
151
152&vopl {
Simon Glass8c103c32023-02-13 08:56:33 -0700[diff] [blame]153 bootph-all;
Peter Robinsonf459e232019-11-09 20:30:05 +0000[diff] [blame]154};