blob: 6b9fc1a12dd2e784380afd6cb364741cc7be528d [file] [log] [blame]
wdenk5653fc32004-02-08 22:55:38 +00001/*
wdenkbf9e3b32004-02-12 00:47:09 +00002 * (C) Copyright 2002-2004
wdenk5653fc32004-02-08 22:55:38 +00003 * Brad Kemp, Seranoa Networks, Brad.Kemp@seranoa.com
4 *
5 * Copyright (C) 2003 Arabella Software Ltd.
6 * Yuli Barcohen <yuli@arabellasw.com>
wdenk5653fc32004-02-08 22:55:38 +00007 *
wdenkbf9e3b32004-02-12 00:47:09 +00008 * Copyright (C) 2004
9 * Ed Okerson
Stefan Roese260421a2006-11-13 13:55:24 +010010 *
11 * Copyright (C) 2006
12 * Tolunay Orkun <listmember@orkun.us>
wdenkbf9e3b32004-02-12 00:47:09 +000013 *
wdenk5653fc32004-02-08 22:55:38 +000014 * See file CREDITS for list of people who contributed to this
15 * project.
16 *
17 * This program is free software; you can redistribute it and/or
18 * modify it under the terms of the GNU General Public License as
19 * published by the Free Software Foundation; either version 2 of
20 * the License, or (at your option) any later version.
21 *
22 * This program is distributed in the hope that it will be useful,
23 * but WITHOUT ANY WARRANTY; without even the implied warranty of
24 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
25 * GNU General Public License for more details.
26 *
27 * You should have received a copy of the GNU General Public License
28 * along with this program; if not, write to the Free Software
29 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
30 * MA 02111-1307 USA
31 *
wdenk5653fc32004-02-08 22:55:38 +000032 */
33
34/* The DEBUG define must be before common to enable debugging */
wdenk2d1a5372004-02-23 19:30:57 +000035/* #define DEBUG */
36
wdenk5653fc32004-02-08 22:55:38 +000037#include <common.h>
38#include <asm/processor.h>
Haiying Wang3a197b22007-02-21 16:52:31 +010039#include <asm/io.h>
wdenk4c0d4c32004-06-09 17:34:58 +000040#include <asm/byteorder.h>
wdenk2a8af182005-04-13 10:02:42 +000041#include <environment.h>
Stefan Roesefa36ae72009-10-27 15:15:55 +010042#include <mtd/cfi_flash.h>
Jens Scharsig (BuS Elektronik)a9f5fab2012-01-27 09:29:53 +010043#include <watchdog.h>
wdenk028ab6b2004-02-23 23:54:43 +000044
wdenk5653fc32004-02-08 22:55:38 +000045/*
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +010046 * This file implements a Common Flash Interface (CFI) driver for
47 * U-Boot.
48 *
49 * The width of the port and the width of the chips are determined at
50 * initialization. These widths are used to calculate the address for
51 * access CFI data structures.
wdenk5653fc32004-02-08 22:55:38 +000052 *
53 * References
54 * JEDEC Standard JESD68 - Common Flash Interface (CFI)
55 * JEDEC Standard JEP137-A Common Flash Interface (CFI) ID Codes
56 * Intel Application Note 646 Common Flash Interface (CFI) and Command Sets
57 * Intel 290667-008 3 Volt Intel StrataFlash Memory datasheet
Stefan Roese260421a2006-11-13 13:55:24 +010058 * AMD CFI Specification, Release 2.0 December 1, 2001
59 * AMD/Spansion Application Note: Migration from Single-byte to Three-byte
60 * Device IDs, Publication Number 25538 Revision A, November 8, 2001
wdenk5653fc32004-02-08 22:55:38 +000061 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020062 * Define CONFIG_SYS_WRITE_SWAPPED_DATA, if you have to swap the Bytes between
Heiko Schocherd0b6e142007-01-19 18:05:26 +010063 * reading and writing ... (yes there is such a Hardware).
wdenk5653fc32004-02-08 22:55:38 +000064 */
65
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +010066static uint flash_offset_cfi[2] = { FLASH_OFFSET_CFI, FLASH_OFFSET_CFI_ALT };
Mike Frysinger4ffeab22010-12-22 09:41:13 -050067#ifdef CONFIG_FLASH_CFI_MTD
Piotr Ziecik6ea808e2008-11-17 15:49:32 +010068static uint flash_verbose = 1;
Mike Frysinger4ffeab22010-12-22 09:41:13 -050069#else
70#define flash_verbose 1
71#endif
Wolfgang Denk92eb7292006-12-27 01:26:13 +010072
Wolfgang Denk2a112b22008-08-08 16:39:54 +020073flash_info_t flash_info[CFI_MAX_FLASH_BANKS]; /* FLASH chips info */
74
Stefan Roese79b4cda2006-02-28 15:29:58 +010075/*
76 * Check if chip width is defined. If not, start detecting with 8bit.
77 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020078#ifndef CONFIG_SYS_FLASH_CFI_WIDTH
79#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Stefan Roese79b4cda2006-02-28 15:29:58 +010080#endif
81
Stefan Roese6f726f92010-10-25 18:31:48 +020082/*
83 * 0xffff is an undefined value for the configuration register. When
84 * this value is returned, the configuration register shall not be
85 * written at all (default mode).
86 */
87static u16 cfi_flash_config_reg(int i)
88{
89#ifdef CONFIG_SYS_CFI_FLASH_CONFIG_REGS
90 return ((u16 [])CONFIG_SYS_CFI_FLASH_CONFIG_REGS)[i];
91#else
92 return 0xffff;
93#endif
94}
95
Stefan Roeseca5def32010-08-31 10:00:10 +020096#if defined(CONFIG_SYS_MAX_FLASH_BANKS_DETECT)
97int cfi_flash_num_flash_banks = CONFIG_SYS_MAX_FLASH_BANKS_DETECT;
98#endif
99
Stefan Roeseb00e19c2010-08-30 10:11:51 +0200100static phys_addr_t __cfi_flash_bank_addr(int i)
101{
102 return ((phys_addr_t [])CONFIG_SYS_FLASH_BANKS_LIST)[i];
103}
104phys_addr_t cfi_flash_bank_addr(int i)
105 __attribute__((weak, alias("__cfi_flash_bank_addr")));
106
Ilya Yanokec50a8e2010-10-21 17:20:12 +0200107static unsigned long __cfi_flash_bank_size(int i)
108{
109#ifdef CONFIG_SYS_FLASH_BANKS_SIZES
110 return ((unsigned long [])CONFIG_SYS_FLASH_BANKS_SIZES)[i];
111#else
112 return 0;
113#endif
114}
115unsigned long cfi_flash_bank_size(int i)
116 __attribute__((weak, alias("__cfi_flash_bank_size")));
117
Stefan Roese45aa5a72008-11-17 14:45:22 +0100118static void __flash_write8(u8 value, void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100119{
120 __raw_writeb(value, addr);
121}
122
Stefan Roese45aa5a72008-11-17 14:45:22 +0100123static void __flash_write16(u16 value, void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100124{
125 __raw_writew(value, addr);
126}
127
Stefan Roese45aa5a72008-11-17 14:45:22 +0100128static void __flash_write32(u32 value, void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100129{
130 __raw_writel(value, addr);
131}
132
Stefan Roese45aa5a72008-11-17 14:45:22 +0100133static void __flash_write64(u64 value, void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100134{
135 /* No architectures currently implement __raw_writeq() */
136 *(volatile u64 *)addr = value;
137}
138
Stefan Roese45aa5a72008-11-17 14:45:22 +0100139static u8 __flash_read8(void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100140{
141 return __raw_readb(addr);
142}
143
Stefan Roese45aa5a72008-11-17 14:45:22 +0100144static u16 __flash_read16(void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100145{
146 return __raw_readw(addr);
147}
148
Stefan Roese45aa5a72008-11-17 14:45:22 +0100149static u32 __flash_read32(void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100150{
151 return __raw_readl(addr);
152}
153
Daniel Hellstrom97bf85d2008-03-28 20:40:19 +0100154static u64 __flash_read64(void *addr)
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100155{
156 /* No architectures currently implement __raw_readq() */
157 return *(volatile u64 *)addr;
158}
159
Stefan Roese45aa5a72008-11-17 14:45:22 +0100160#ifdef CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
161void flash_write8(u8 value, void *addr)__attribute__((weak, alias("__flash_write8")));
162void flash_write16(u16 value, void *addr)__attribute__((weak, alias("__flash_write16")));
163void flash_write32(u32 value, void *addr)__attribute__((weak, alias("__flash_write32")));
164void flash_write64(u64 value, void *addr)__attribute__((weak, alias("__flash_write64")));
165u8 flash_read8(void *addr)__attribute__((weak, alias("__flash_read8")));
166u16 flash_read16(void *addr)__attribute__((weak, alias("__flash_read16")));
167u32 flash_read32(void *addr)__attribute__((weak, alias("__flash_read32")));
Daniel Hellstrom97bf85d2008-03-28 20:40:19 +0100168u64 flash_read64(void *addr)__attribute__((weak, alias("__flash_read64")));
Stefan Roese45aa5a72008-11-17 14:45:22 +0100169#else
170#define flash_write8 __flash_write8
171#define flash_write16 __flash_write16
172#define flash_write32 __flash_write32
173#define flash_write64 __flash_write64
174#define flash_read8 __flash_read8
175#define flash_read16 __flash_read16
176#define flash_read32 __flash_read32
177#define flash_read64 __flash_read64
178#endif
Daniel Hellstrom97bf85d2008-03-28 20:40:19 +0100179
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200180/*-----------------------------------------------------------------------
181 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200182#if defined(CONFIG_ENV_IS_IN_FLASH) || defined(CONFIG_ENV_ADDR_REDUND) || (CONFIG_SYS_MONITOR_BASE >= CONFIG_SYS_FLASH_BASE)
Heiko Schocher4f975672009-02-10 09:53:29 +0100183flash_info_t *flash_get_info(ulong base)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200184{
185 int i;
Stefan Roesecba34aa2010-08-30 11:14:38 +0200186 flash_info_t *info = NULL;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200187
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200188 for (i = 0; i < CONFIG_SYS_MAX_FLASH_BANKS; i++) {
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200189 info = & flash_info[i];
190 if (info->size && info->start[0] <= base &&
191 base <= info->start[0] + info->size - 1)
192 break;
193 }
194
Stefan Roesecba34aa2010-08-30 11:14:38 +0200195 return info;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200196}
wdenk5653fc32004-02-08 22:55:38 +0000197#endif
198
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100199unsigned long flash_sector_size(flash_info_t *info, flash_sect_t sect)
200{
201 if (sect != (info->sector_count - 1))
202 return info->start[sect + 1] - info->start[sect];
203 else
204 return info->start[0] + info->size - info->start[sect];
205}
206
wdenk5653fc32004-02-08 22:55:38 +0000207/*-----------------------------------------------------------------------
208 * create an address based on the offset and the port width
209 */
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100210static inline void *
211flash_map (flash_info_t * info, flash_sect_t sect, uint offset)
wdenk5653fc32004-02-08 22:55:38 +0000212{
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +0530213 unsigned int byte_offset = offset * info->portwidth / info->chipwidth;
214 unsigned int addr = (info->start[sect] + byte_offset);
215 unsigned int mask = 0xffffffff << (info->portwidth - 1);
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100216
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +0530217 return (void *)(addr & mask);
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100218}
219
220static inline void flash_unmap(flash_info_t *info, flash_sect_t sect,
221 unsigned int offset, void *addr)
222{
wdenk5653fc32004-02-08 22:55:38 +0000223}
wdenkbf9e3b32004-02-12 00:47:09 +0000224
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200225/*-----------------------------------------------------------------------
226 * make a proper sized command based on the port and chip widths
227 */
Sebastian Siewior7288f972008-07-15 13:35:23 +0200228static void flash_make_cmd(flash_info_t *info, u32 cmd, void *cmdbuf)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200229{
230 int i;
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400231 int cword_offset;
232 int cp_offset;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233#if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Sebastian Siewior340ccb22008-07-16 20:04:49 +0200234 u32 cmd_le = cpu_to_le32(cmd);
235#endif
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400236 uchar val;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200237 uchar *cp = (uchar *) cmdbuf;
238
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400239 for (i = info->portwidth; i > 0; i--){
240 cword_offset = (info->portwidth-i)%info->chipwidth;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200241#if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400242 cp_offset = info->portwidth - i;
Sebastian Siewior340ccb22008-07-16 20:04:49 +0200243 val = *((uchar*)&cmd_le + cword_offset);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200244#else
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400245 cp_offset = i - 1;
Sebastian Siewior7288f972008-07-15 13:35:23 +0200246 val = *((uchar*)&cmd + sizeof(u32) - cword_offset - 1);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200247#endif
Sebastian Siewior7288f972008-07-15 13:35:23 +0200248 cp[cp_offset] = (cword_offset >= sizeof(u32)) ? 0x00 : val;
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400249 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200250}
251
wdenkbf9e3b32004-02-12 00:47:09 +0000252#ifdef DEBUG
253/*-----------------------------------------------------------------------
254 * Debug support
255 */
Haavard Skinnemoen30557932007-12-13 12:56:29 +0100256static void print_longlong (char *str, unsigned long long data)
wdenkbf9e3b32004-02-12 00:47:09 +0000257{
258 int i;
259 char *cp;
260
Wolfgang Denk657f2062009-02-04 09:42:20 +0100261 cp = (char *) &data;
wdenkbf9e3b32004-02-12 00:47:09 +0000262 for (i = 0; i < 8; i++)
263 sprintf (&str[i * 2], "%2.2x", *cp++);
264}
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200265
Haavard Skinnemoene23741f2007-12-14 15:36:16 +0100266static void flash_printqry (struct cfi_qry *qry)
wdenkbf9e3b32004-02-12 00:47:09 +0000267{
Haavard Skinnemoene23741f2007-12-14 15:36:16 +0100268 u8 *p = (u8 *)qry;
wdenkbf9e3b32004-02-12 00:47:09 +0000269 int x, y;
270
Haavard Skinnemoene23741f2007-12-14 15:36:16 +0100271 for (x = 0; x < sizeof(struct cfi_qry); x += 16) {
272 debug("%02x : ", x);
273 for (y = 0; y < 16; y++)
274 debug("%2.2x ", p[x + y]);
275 debug(" ");
wdenkbf9e3b32004-02-12 00:47:09 +0000276 for (y = 0; y < 16; y++) {
Haavard Skinnemoene23741f2007-12-14 15:36:16 +0100277 unsigned char c = p[x + y];
278 if (c >= 0x20 && c <= 0x7e)
279 debug("%c", c);
280 else
281 debug(".");
wdenkbf9e3b32004-02-12 00:47:09 +0000282 }
Haavard Skinnemoene23741f2007-12-14 15:36:16 +0100283 debug("\n");
wdenkbf9e3b32004-02-12 00:47:09 +0000284 }
285}
wdenkbf9e3b32004-02-12 00:47:09 +0000286#endif
287
288
wdenk5653fc32004-02-08 22:55:38 +0000289/*-----------------------------------------------------------------------
290 * read a character at a port width address
291 */
Haavard Skinnemoen30557932007-12-13 12:56:29 +0100292static inline uchar flash_read_uchar (flash_info_t * info, uint offset)
wdenk5653fc32004-02-08 22:55:38 +0000293{
294 uchar *cp;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100295 uchar retval;
wdenkbf9e3b32004-02-12 00:47:09 +0000296
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100297 cp = flash_map (info, 0, offset);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200298#if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100299 retval = flash_read8(cp);
wdenkbf9e3b32004-02-12 00:47:09 +0000300#else
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100301 retval = flash_read8(cp + info->portwidth - 1);
wdenkbf9e3b32004-02-12 00:47:09 +0000302#endif
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100303 flash_unmap (info, 0, offset, cp);
304 return retval;
wdenk5653fc32004-02-08 22:55:38 +0000305}
306
307/*-----------------------------------------------------------------------
Tor Krill90447ec2008-03-28 11:29:10 +0100308 * read a word at a port width address, assume 16bit bus
309 */
310static inline ushort flash_read_word (flash_info_t * info, uint offset)
311{
312 ushort *addr, retval;
313
314 addr = flash_map (info, 0, offset);
315 retval = flash_read16 (addr);
316 flash_unmap (info, 0, offset, addr);
317 return retval;
318}
319
320
321/*-----------------------------------------------------------------------
Stefan Roese260421a2006-11-13 13:55:24 +0100322 * read a long word by picking the least significant byte of each maximum
wdenk5653fc32004-02-08 22:55:38 +0000323 * port size word. Swap for ppc format.
324 */
Haavard Skinnemoen30557932007-12-13 12:56:29 +0100325static ulong flash_read_long (flash_info_t * info, flash_sect_t sect,
326 uint offset)
wdenk5653fc32004-02-08 22:55:38 +0000327{
wdenkbf9e3b32004-02-12 00:47:09 +0000328 uchar *addr;
329 ulong retval;
wdenk5653fc32004-02-08 22:55:38 +0000330
wdenkbf9e3b32004-02-12 00:47:09 +0000331#ifdef DEBUG
332 int x;
333#endif
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100334 addr = flash_map (info, sect, offset);
wdenkbf9e3b32004-02-12 00:47:09 +0000335
336#ifdef DEBUG
337 debug ("long addr is at %p info->portwidth = %d\n", addr,
338 info->portwidth);
339 for (x = 0; x < 4 * info->portwidth; x++) {
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100340 debug ("addr[%x] = 0x%x\n", x, flash_read8(addr + x));
wdenkbf9e3b32004-02-12 00:47:09 +0000341 }
342#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200343#if defined(__LITTLE_ENDIAN) || defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100344 retval = ((flash_read8(addr) << 16) |
345 (flash_read8(addr + info->portwidth) << 24) |
346 (flash_read8(addr + 2 * info->portwidth)) |
347 (flash_read8(addr + 3 * info->portwidth) << 8));
wdenkbf9e3b32004-02-12 00:47:09 +0000348#else
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100349 retval = ((flash_read8(addr + 2 * info->portwidth - 1) << 24) |
350 (flash_read8(addr + info->portwidth - 1) << 16) |
351 (flash_read8(addr + 4 * info->portwidth - 1) << 8) |
352 (flash_read8(addr + 3 * info->portwidth - 1)));
wdenkbf9e3b32004-02-12 00:47:09 +0000353#endif
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100354 flash_unmap(info, sect, offset, addr);
355
wdenkbf9e3b32004-02-12 00:47:09 +0000356 return retval;
wdenk5653fc32004-02-08 22:55:38 +0000357}
358
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200359/*
360 * Write a proper sized command to the correct address
361 */
Stefan Roesefa36ae72009-10-27 15:15:55 +0100362void flash_write_cmd (flash_info_t * info, flash_sect_t sect,
363 uint offset, u32 cmd)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200364{
Stefan Roese79b4cda2006-02-28 15:29:58 +0100365
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100366 void *addr;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200367 cfiword_t cword;
368
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100369 addr = flash_map (info, sect, offset);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200370 flash_make_cmd (info, cmd, &cword);
371 switch (info->portwidth) {
372 case FLASH_CFI_8BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100373 debug ("fwc addr %p cmd %x %x 8bit x %d bit\n", addr, cmd,
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200374 cword.c, info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100375 flash_write8(cword.c, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200376 break;
377 case FLASH_CFI_16BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100378 debug ("fwc addr %p cmd %x %4.4x 16bit x %d bit\n", addr,
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200379 cmd, cword.w,
380 info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100381 flash_write16(cword.w, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200382 break;
383 case FLASH_CFI_32BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100384 debug ("fwc addr %p cmd %x %8.8lx 32bit x %d bit\n", addr,
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200385 cmd, cword.l,
386 info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100387 flash_write32(cword.l, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200388 break;
389 case FLASH_CFI_64BIT:
390#ifdef DEBUG
391 {
392 char str[20];
393
394 print_longlong (str, cword.ll);
395
396 debug ("fwrite addr %p cmd %x %s 64 bit x %d bit\n",
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100397 addr, cmd, str,
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200398 info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
399 }
400#endif
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100401 flash_write64(cword.ll, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200402 break;
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +0530403 default:
404 printf("fwc: Unknown port width %d\n", info->portwidth);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200405 }
406
407 /* Ensure all the instructions are fully finished */
408 sync();
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100409
410 flash_unmap(info, sect, offset, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200411}
412
413static void flash_unlock_seq (flash_info_t * info, flash_sect_t sect)
414{
415 flash_write_cmd (info, sect, info->addr_unlock1, AMD_CMD_UNLOCK_START);
416 flash_write_cmd (info, sect, info->addr_unlock2, AMD_CMD_UNLOCK_ACK);
417}
418
419/*-----------------------------------------------------------------------
420 */
421static int flash_isequal (flash_info_t * info, flash_sect_t sect,
422 uint offset, uchar cmd)
423{
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100424 void *addr;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200425 cfiword_t cword;
426 int retval;
427
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100428 addr = flash_map (info, sect, offset);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200429 flash_make_cmd (info, cmd, &cword);
430
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100431 debug ("is= cmd %x(%c) addr %p ", cmd, cmd, addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200432 switch (info->portwidth) {
433 case FLASH_CFI_8BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100434 debug ("is= %x %x\n", flash_read8(addr), cword.c);
435 retval = (flash_read8(addr) == cword.c);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200436 break;
437 case FLASH_CFI_16BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100438 debug ("is= %4.4x %4.4x\n", flash_read16(addr), cword.w);
439 retval = (flash_read16(addr) == cword.w);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200440 break;
441 case FLASH_CFI_32BIT:
Andrew Klossner52514692008-08-21 07:12:26 -0700442 debug ("is= %8.8x %8.8lx\n", flash_read32(addr), cword.l);
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100443 retval = (flash_read32(addr) == cword.l);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200444 break;
445 case FLASH_CFI_64BIT:
446#ifdef DEBUG
447 {
448 char str1[20];
449 char str2[20];
450
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100451 print_longlong (str1, flash_read64(addr));
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200452 print_longlong (str2, cword.ll);
453 debug ("is= %s %s\n", str1, str2);
454 }
455#endif
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100456 retval = (flash_read64(addr) == cword.ll);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200457 break;
458 default:
459 retval = 0;
460 break;
461 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100462 flash_unmap(info, sect, offset, addr);
463
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200464 return retval;
465}
466
467/*-----------------------------------------------------------------------
468 */
469static int flash_isset (flash_info_t * info, flash_sect_t sect,
470 uint offset, uchar cmd)
471{
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100472 void *addr;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200473 cfiword_t cword;
474 int retval;
475
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100476 addr = flash_map (info, sect, offset);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200477 flash_make_cmd (info, cmd, &cword);
478 switch (info->portwidth) {
479 case FLASH_CFI_8BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100480 retval = ((flash_read8(addr) & cword.c) == cword.c);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200481 break;
482 case FLASH_CFI_16BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100483 retval = ((flash_read16(addr) & cword.w) == cword.w);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200484 break;
485 case FLASH_CFI_32BIT:
Stefan Roese47cc23c2008-01-02 14:05:37 +0100486 retval = ((flash_read32(addr) & cword.l) == cword.l);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200487 break;
488 case FLASH_CFI_64BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100489 retval = ((flash_read64(addr) & cword.ll) == cword.ll);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200490 break;
491 default:
492 retval = 0;
493 break;
494 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100495 flash_unmap(info, sect, offset, addr);
496
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200497 return retval;
498}
499
500/*-----------------------------------------------------------------------
501 */
502static int flash_toggle (flash_info_t * info, flash_sect_t sect,
503 uint offset, uchar cmd)
504{
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100505 void *addr;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200506 cfiword_t cword;
507 int retval;
508
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100509 addr = flash_map (info, sect, offset);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200510 flash_make_cmd (info, cmd, &cword);
511 switch (info->portwidth) {
512 case FLASH_CFI_8BIT:
Stefan Roesefb8c0612008-06-16 10:40:02 +0200513 retval = flash_read8(addr) != flash_read8(addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200514 break;
515 case FLASH_CFI_16BIT:
Stefan Roesefb8c0612008-06-16 10:40:02 +0200516 retval = flash_read16(addr) != flash_read16(addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200517 break;
518 case FLASH_CFI_32BIT:
Stefan Roesefb8c0612008-06-16 10:40:02 +0200519 retval = flash_read32(addr) != flash_read32(addr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200520 break;
521 case FLASH_CFI_64BIT:
Wolfgang Denk9abda6b2008-10-31 01:12:28 +0100522 retval = ( (flash_read32( addr ) != flash_read32( addr )) ||
523 (flash_read32(addr+4) != flash_read32(addr+4)) );
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200524 break;
525 default:
526 retval = 0;
527 break;
528 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100529 flash_unmap(info, sect, offset, addr);
530
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200531 return retval;
532}
533
534/*
535 * flash_is_busy - check to see if the flash is busy
536 *
537 * This routine checks the status of the chip and returns true if the
538 * chip is busy.
539 */
540static int flash_is_busy (flash_info_t * info, flash_sect_t sect)
541{
542 int retval;
543
544 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400545 case CFI_CMDSET_INTEL_PROG_REGIONS:
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200546 case CFI_CMDSET_INTEL_STANDARD:
547 case CFI_CMDSET_INTEL_EXTENDED:
548 retval = !flash_isset (info, sect, 0, FLASH_STATUS_DONE);
549 break;
550 case CFI_CMDSET_AMD_STANDARD:
551 case CFI_CMDSET_AMD_EXTENDED:
Michael Schwingen81b20cc2007-12-07 23:35:02 +0100552#ifdef CONFIG_FLASH_CFI_LEGACY
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200553 case CFI_CMDSET_AMD_LEGACY:
554#endif
555 retval = flash_toggle (info, sect, 0, AMD_STATUS_TOGGLE);
556 break;
557 default:
558 retval = 0;
Michael Schwingen81b20cc2007-12-07 23:35:02 +0100559 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200560 debug ("flash_is_busy: %d\n", retval);
561 return retval;
Michael Schwingen81b20cc2007-12-07 23:35:02 +0100562}
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200563
564/*-----------------------------------------------------------------------
565 * wait for XSR.7 to be set. Time out with an error if it does not.
566 * This routine does not set the flash to read-array mode.
567 */
568static int flash_status_check (flash_info_t * info, flash_sect_t sector,
569 ulong tout, char *prompt)
570{
571 ulong start;
572
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200573#if CONFIG_SYS_HZ != 1000
Renato Andreolac40c94a2010-03-24 23:00:47 +0800574 if ((ulong)CONFIG_SYS_HZ > 100000)
575 tout *= (ulong)CONFIG_SYS_HZ / 1000; /* for a big HZ, avoid overflow */
576 else
577 tout = DIV_ROUND_UP(tout * (ulong)CONFIG_SYS_HZ, 1000);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200578#endif
579
580 /* Wait for command completion */
Graeme Russe110c4f2011-07-15 02:18:56 +0000581#ifdef CONFIG_SYS_LOW_RES_TIMER
Thomas Chou22d6c8f2010-04-01 11:15:05 +0800582 reset_timer();
Graeme Russe110c4f2011-07-15 02:18:56 +0000583#endif
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200584 start = get_timer (0);
Jens Scharsig (BuS Elektronik)a9f5fab2012-01-27 09:29:53 +0100585 WATCHDOG_RESET();
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200586 while (flash_is_busy (info, sector)) {
587 if (get_timer (start) > tout) {
588 printf ("Flash %s timeout at address %lx data %lx\n",
589 prompt, info->start[sector],
590 flash_read_long (info, sector, 0));
591 flash_write_cmd (info, sector, 0, info->cmd_reset);
592 return ERR_TIMOUT;
593 }
594 udelay (1); /* also triggers watchdog */
595 }
596 return ERR_OK;
597}
598
599/*-----------------------------------------------------------------------
600 * Wait for XSR.7 to be set, if it times out print an error, otherwise
601 * do a full status check.
602 *
603 * This routine sets the flash to read-array mode.
604 */
605static int flash_full_status_check (flash_info_t * info, flash_sect_t sector,
606 ulong tout, char *prompt)
607{
608 int retcode;
609
610 retcode = flash_status_check (info, sector, tout, prompt);
611 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400612 case CFI_CMDSET_INTEL_PROG_REGIONS:
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200613 case CFI_CMDSET_INTEL_EXTENDED:
614 case CFI_CMDSET_INTEL_STANDARD:
Ed Swarthout0d01f662008-10-09 01:26:36 -0500615 if ((retcode != ERR_OK)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200616 && !flash_isequal (info, sector, 0, FLASH_STATUS_DONE)) {
617 retcode = ERR_INVAL;
618 printf ("Flash %s error at address %lx\n", prompt,
619 info->start[sector]);
620 if (flash_isset (info, sector, 0, FLASH_STATUS_ECLBS |
621 FLASH_STATUS_PSLBS)) {
622 puts ("Command Sequence Error.\n");
623 } else if (flash_isset (info, sector, 0,
624 FLASH_STATUS_ECLBS)) {
625 puts ("Block Erase Error.\n");
626 retcode = ERR_NOT_ERASED;
627 } else if (flash_isset (info, sector, 0,
628 FLASH_STATUS_PSLBS)) {
629 puts ("Locking Error\n");
630 }
631 if (flash_isset (info, sector, 0, FLASH_STATUS_DPS)) {
632 puts ("Block locked.\n");
633 retcode = ERR_PROTECTED;
634 }
635 if (flash_isset (info, sector, 0, FLASH_STATUS_VPENS))
636 puts ("Vpp Low Error.\n");
637 }
638 flash_write_cmd (info, sector, 0, info->cmd_reset);
Aaron Williamsa90b9572011-04-12 00:59:04 -0700639 udelay(1);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200640 break;
641 default:
642 break;
643 }
644 return retcode;
645}
646
Thomas Choue5720822010-03-26 08:17:00 +0800647static int use_flash_status_poll(flash_info_t *info)
648{
649#ifdef CONFIG_SYS_CFI_FLASH_STATUS_POLL
650 if (info->vendor == CFI_CMDSET_AMD_EXTENDED ||
651 info->vendor == CFI_CMDSET_AMD_STANDARD)
652 return 1;
653#endif
654 return 0;
655}
656
657static int flash_status_poll(flash_info_t *info, void *src, void *dst,
658 ulong tout, char *prompt)
659{
660#ifdef CONFIG_SYS_CFI_FLASH_STATUS_POLL
661 ulong start;
662 int ready;
663
664#if CONFIG_SYS_HZ != 1000
665 if ((ulong)CONFIG_SYS_HZ > 100000)
666 tout *= (ulong)CONFIG_SYS_HZ / 1000; /* for a big HZ, avoid overflow */
667 else
668 tout = DIV_ROUND_UP(tout * (ulong)CONFIG_SYS_HZ, 1000);
669#endif
670
671 /* Wait for command completion */
Graeme Russe110c4f2011-07-15 02:18:56 +0000672#ifdef CONFIG_SYS_LOW_RES_TIMER
Thomas Chou22d6c8f2010-04-01 11:15:05 +0800673 reset_timer();
Graeme Russe110c4f2011-07-15 02:18:56 +0000674#endif
Thomas Choue5720822010-03-26 08:17:00 +0800675 start = get_timer(0);
Jens Scharsig (BuS Elektronik)a9f5fab2012-01-27 09:29:53 +0100676 WATCHDOG_RESET();
Thomas Choue5720822010-03-26 08:17:00 +0800677 while (1) {
678 switch (info->portwidth) {
679 case FLASH_CFI_8BIT:
680 ready = flash_read8(dst) == flash_read8(src);
681 break;
682 case FLASH_CFI_16BIT:
683 ready = flash_read16(dst) == flash_read16(src);
684 break;
685 case FLASH_CFI_32BIT:
686 ready = flash_read32(dst) == flash_read32(src);
687 break;
688 case FLASH_CFI_64BIT:
689 ready = flash_read64(dst) == flash_read64(src);
690 break;
691 default:
692 ready = 0;
693 break;
694 }
695 if (ready)
696 break;
697 if (get_timer(start) > tout) {
698 printf("Flash %s timeout at address %lx data %lx\n",
699 prompt, (ulong)dst, (ulong)flash_read8(dst));
700 return ERR_TIMOUT;
701 }
702 udelay(1); /* also triggers watchdog */
703 }
704#endif /* CONFIG_SYS_CFI_FLASH_STATUS_POLL */
705 return ERR_OK;
706}
707
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200708/*-----------------------------------------------------------------------
709 */
710static void flash_add_byte (flash_info_t * info, cfiword_t * cword, uchar c)
711{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200712#if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200713 unsigned short w;
714 unsigned int l;
715 unsigned long long ll;
716#endif
717
718 switch (info->portwidth) {
719 case FLASH_CFI_8BIT:
720 cword->c = c;
721 break;
722 case FLASH_CFI_16BIT:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200723#if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200724 w = c;
725 w <<= 8;
726 cword->w = (cword->w >> 8) | w;
Michael Schwingen81b20cc2007-12-07 23:35:02 +0100727#else
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200728 cword->w = (cword->w << 8) | c;
Michael Schwingen81b20cc2007-12-07 23:35:02 +0100729#endif
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200730 break;
731 case FLASH_CFI_32BIT:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200732#if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200733 l = c;
734 l <<= 24;
735 cword->l = (cword->l >> 8) | l;
736#else
737 cword->l = (cword->l << 8) | c;
Stefan Roese2662b402006-04-01 13:41:03 +0200738#endif
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200739 break;
740 case FLASH_CFI_64BIT:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200741#if defined(__LITTLE_ENDIAN) && !defined(CONFIG_SYS_WRITE_SWAPPED_DATA)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200742 ll = c;
743 ll <<= 56;
744 cword->ll = (cword->ll >> 8) | ll;
745#else
746 cword->ll = (cword->ll << 8) | c;
747#endif
748 break;
wdenk5653fc32004-02-08 22:55:38 +0000749 }
wdenk5653fc32004-02-08 22:55:38 +0000750}
751
Jens Gehrlein0f8e8512008-12-16 17:25:55 +0100752/*
753 * Loop through the sector table starting from the previously found sector.
754 * Searches forwards or backwards, dependent on the passed address.
wdenk5653fc32004-02-08 22:55:38 +0000755 */
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200756static flash_sect_t find_sector (flash_info_t * info, ulong addr)
wdenk7680c142005-05-16 15:23:22 +0000757{
Kim Phillips11dc4012012-10-29 13:34:45 +0000758 static flash_sect_t saved_sector; /* previously found sector */
Jens Gehrlein0f8e8512008-12-16 17:25:55 +0100759 flash_sect_t sector = saved_sector;
wdenk7680c142005-05-16 15:23:22 +0000760
Jens Gehrlein0f8e8512008-12-16 17:25:55 +0100761 while ((info->start[sector] < addr)
762 && (sector < info->sector_count - 1))
763 sector++;
764 while ((info->start[sector] > addr) && (sector > 0))
765 /*
766 * also decrements the sector in case of an overshot
767 * in the first loop
768 */
769 sector--;
770
771 saved_sector = sector;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200772 return sector;
wdenk7680c142005-05-16 15:23:22 +0000773}
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200774
775/*-----------------------------------------------------------------------
776 */
777static int flash_write_cfiword (flash_info_t * info, ulong dest,
778 cfiword_t cword)
779{
Becky Bruce09ce9922009-02-02 16:34:51 -0600780 void *dstaddr = (void *)dest;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200781 int flag;
Jens Gehrleina7292872008-12-16 17:25:54 +0100782 flash_sect_t sect = 0;
783 char sect_found = 0;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200784
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200785 /* Check if Flash is (sufficiently) erased */
786 switch (info->portwidth) {
787 case FLASH_CFI_8BIT:
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +0530788 debug("%s: 8-bit 0x%02x\n", __func__, cword.c);
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100789 flag = ((flash_read8(dstaddr) & cword.c) == cword.c);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200790 break;
791 case FLASH_CFI_16BIT:
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +0530792 debug("%s: 16-bit 0x%04x\n", __func__, cword.w);
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100793 flag = ((flash_read16(dstaddr) & cword.w) == cword.w);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200794 break;
795 case FLASH_CFI_32BIT:
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +0530796 debug("%s: 32-bit 0x%08lx\n", __func__, cword.l);
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100797 flag = ((flash_read32(dstaddr) & cword.l) == cword.l);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200798 break;
799 case FLASH_CFI_64BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100800 flag = ((flash_read64(dstaddr) & cword.ll) == cword.ll);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200801 break;
802 default:
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100803 flag = 0;
804 break;
805 }
Becky Bruce09ce9922009-02-02 16:34:51 -0600806 if (!flag)
Stefan Roese0dc80e22007-12-27 07:50:54 +0100807 return ERR_NOT_ERASED;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200808
809 /* Disable interrupts which might cause a timeout here */
810 flag = disable_interrupts ();
811
812 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400813 case CFI_CMDSET_INTEL_PROG_REGIONS:
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200814 case CFI_CMDSET_INTEL_EXTENDED:
815 case CFI_CMDSET_INTEL_STANDARD:
816 flash_write_cmd (info, 0, 0, FLASH_CMD_CLEAR_STATUS);
817 flash_write_cmd (info, 0, 0, FLASH_CMD_WRITE);
818 break;
819 case CFI_CMDSET_AMD_EXTENDED:
820 case CFI_CMDSET_AMD_STANDARD:
Ed Swarthout0d01f662008-10-09 01:26:36 -0500821 sect = find_sector(info, dest);
822 flash_unlock_seq (info, sect);
823 flash_write_cmd (info, sect, info->addr_unlock1, AMD_CMD_WRITE);
Jens Gehrleina7292872008-12-16 17:25:54 +0100824 sect_found = 1;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200825 break;
Po-Yu Chuangb4db4a72009-07-10 18:03:57 +0800826#ifdef CONFIG_FLASH_CFI_LEGACY
827 case CFI_CMDSET_AMD_LEGACY:
828 sect = find_sector(info, dest);
829 flash_unlock_seq (info, 0);
830 flash_write_cmd (info, 0, info->addr_unlock1, AMD_CMD_WRITE);
831 sect_found = 1;
832 break;
833#endif
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200834 }
835
836 switch (info->portwidth) {
837 case FLASH_CFI_8BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100838 flash_write8(cword.c, dstaddr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200839 break;
840 case FLASH_CFI_16BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100841 flash_write16(cword.w, dstaddr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200842 break;
843 case FLASH_CFI_32BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100844 flash_write32(cword.l, dstaddr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200845 break;
846 case FLASH_CFI_64BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100847 flash_write64(cword.ll, dstaddr);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200848 break;
849 }
850
851 /* re-enable interrupts if necessary */
852 if (flag)
853 enable_interrupts ();
854
Jens Gehrleina7292872008-12-16 17:25:54 +0100855 if (!sect_found)
856 sect = find_sector (info, dest);
857
Thomas Choue5720822010-03-26 08:17:00 +0800858 if (use_flash_status_poll(info))
859 return flash_status_poll(info, &cword, dstaddr,
860 info->write_tout, "write");
861 else
862 return flash_full_status_check(info, sect,
863 info->write_tout, "write");
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200864}
865
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200866#ifdef CONFIG_SYS_FLASH_USE_BUFFER_WRITE
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200867
868static int flash_write_cfibuffer (flash_info_t * info, ulong dest, uchar * cp,
869 int len)
870{
871 flash_sect_t sector;
872 int cnt;
873 int retcode;
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100874 void *src = cp;
Stefan Roeseec21d5c2009-02-05 11:25:57 +0100875 void *dst = (void *)dest;
Stefan Roese0dc80e22007-12-27 07:50:54 +0100876 void *dst2 = dst;
Tao Hou85c344e2012-03-15 23:33:58 +0800877 int flag = 1;
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200878 uint offset = 0;
879 unsigned int shift;
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400880 uchar write_cmd;
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100881
Stefan Roese0dc80e22007-12-27 07:50:54 +0100882 switch (info->portwidth) {
883 case FLASH_CFI_8BIT:
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200884 shift = 0;
Stefan Roese0dc80e22007-12-27 07:50:54 +0100885 break;
886 case FLASH_CFI_16BIT:
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200887 shift = 1;
Stefan Roese0dc80e22007-12-27 07:50:54 +0100888 break;
889 case FLASH_CFI_32BIT:
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200890 shift = 2;
Stefan Roese0dc80e22007-12-27 07:50:54 +0100891 break;
892 case FLASH_CFI_64BIT:
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200893 shift = 3;
Stefan Roese0dc80e22007-12-27 07:50:54 +0100894 break;
895 default:
896 retcode = ERR_INVAL;
897 goto out_unmap;
898 }
899
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200900 cnt = len >> shift;
901
Tao Hou85c344e2012-03-15 23:33:58 +0800902 while ((cnt-- > 0) && (flag == 1)) {
Stefan Roese0dc80e22007-12-27 07:50:54 +0100903 switch (info->portwidth) {
904 case FLASH_CFI_8BIT:
905 flag = ((flash_read8(dst2) & flash_read8(src)) ==
906 flash_read8(src));
907 src += 1, dst2 += 1;
908 break;
909 case FLASH_CFI_16BIT:
910 flag = ((flash_read16(dst2) & flash_read16(src)) ==
911 flash_read16(src));
912 src += 2, dst2 += 2;
913 break;
914 case FLASH_CFI_32BIT:
915 flag = ((flash_read32(dst2) & flash_read32(src)) ==
916 flash_read32(src));
917 src += 4, dst2 += 4;
918 break;
919 case FLASH_CFI_64BIT:
920 flag = ((flash_read64(dst2) & flash_read64(src)) ==
921 flash_read64(src));
922 src += 8, dst2 += 8;
923 break;
924 }
925 }
926 if (!flag) {
927 retcode = ERR_NOT_ERASED;
928 goto out_unmap;
929 }
930
931 src = cp;
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100932 sector = find_sector (info, dest);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200933
934 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400935 case CFI_CMDSET_INTEL_PROG_REGIONS:
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200936 case CFI_CMDSET_INTEL_STANDARD:
937 case CFI_CMDSET_INTEL_EXTENDED:
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400938 write_cmd = (info->vendor == CFI_CMDSET_INTEL_PROG_REGIONS) ?
939 FLASH_CMD_WRITE_BUFFER_PROG : FLASH_CMD_WRITE_TO_BUFFER;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200940 flash_write_cmd (info, sector, 0, FLASH_CMD_CLEAR_STATUS);
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +0400941 flash_write_cmd (info, sector, 0, FLASH_CMD_READ_STATUS);
942 flash_write_cmd (info, sector, 0, write_cmd);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200943 retcode = flash_status_check (info, sector,
944 info->buffer_write_tout,
945 "write to buffer");
946 if (retcode == ERR_OK) {
947 /* reduce the number of loops by the width of
948 * the port */
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200949 cnt = len >> shift;
Vasiliy Leoenenko93c56f22008-05-07 21:24:44 +0400950 flash_write_cmd (info, sector, 0, cnt - 1);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200951 while (cnt-- > 0) {
952 switch (info->portwidth) {
953 case FLASH_CFI_8BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100954 flash_write8(flash_read8(src), dst);
955 src += 1, dst += 1;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200956 break;
957 case FLASH_CFI_16BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100958 flash_write16(flash_read16(src), dst);
959 src += 2, dst += 2;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200960 break;
961 case FLASH_CFI_32BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100962 flash_write32(flash_read32(src), dst);
963 src += 4, dst += 4;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200964 break;
965 case FLASH_CFI_64BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100966 flash_write64(flash_read64(src), dst);
967 src += 8, dst += 8;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200968 break;
969 default:
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100970 retcode = ERR_INVAL;
971 goto out_unmap;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200972 }
973 }
974 flash_write_cmd (info, sector, 0,
975 FLASH_CMD_WRITE_BUFFER_CONFIRM);
976 retcode = flash_full_status_check (
977 info, sector, info->buffer_write_tout,
978 "buffer write");
979 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +0100980
981 break;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200982
983 case CFI_CMDSET_AMD_STANDARD:
984 case CFI_CMDSET_AMD_EXTENDED:
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200985 flash_unlock_seq(info,0);
Guennadi Liakhovetski96ef8312008-04-03 13:36:02 +0200986
987#ifdef CONFIG_FLASH_SPANSION_S29WS_N
988 offset = ((unsigned long)dst - info->start[sector]) >> shift;
989#endif
990 flash_write_cmd(info, sector, offset, AMD_CMD_WRITE_TO_BUFFER);
991 cnt = len >> shift;
John Schmoller7dedefd2009-08-12 10:55:47 -0500992 flash_write_cmd(info, sector, offset, cnt - 1);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +0200993
994 switch (info->portwidth) {
995 case FLASH_CFI_8BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +0100996 while (cnt-- > 0) {
997 flash_write8(flash_read8(src), dst);
998 src += 1, dst += 1;
999 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001000 break;
1001 case FLASH_CFI_16BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +01001002 while (cnt-- > 0) {
1003 flash_write16(flash_read16(src), dst);
1004 src += 2, dst += 2;
1005 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001006 break;
1007 case FLASH_CFI_32BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +01001008 while (cnt-- > 0) {
1009 flash_write32(flash_read32(src), dst);
1010 src += 4, dst += 4;
1011 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001012 break;
1013 case FLASH_CFI_64BIT:
Haavard Skinnemoencdbaefb2007-12-13 12:56:32 +01001014 while (cnt-- > 0) {
1015 flash_write64(flash_read64(src), dst);
1016 src += 8, dst += 8;
1017 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001018 break;
1019 default:
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001020 retcode = ERR_INVAL;
1021 goto out_unmap;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001022 }
1023
1024 flash_write_cmd (info, sector, 0, AMD_CMD_WRITE_BUFFER_CONFIRM);
Thomas Choue5720822010-03-26 08:17:00 +08001025 if (use_flash_status_poll(info))
1026 retcode = flash_status_poll(info, src - (1 << shift),
1027 dst - (1 << shift),
1028 info->buffer_write_tout,
1029 "buffer write");
1030 else
1031 retcode = flash_full_status_check(info, sector,
1032 info->buffer_write_tout,
1033 "buffer write");
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001034 break;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001035
1036 default:
1037 debug ("Unknown Command Set\n");
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001038 retcode = ERR_INVAL;
1039 break;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001040 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001041
1042out_unmap:
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001043 return retcode;
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001044}
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001045#endif /* CONFIG_SYS_FLASH_USE_BUFFER_WRITE */
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001046
wdenk7680c142005-05-16 15:23:22 +00001047
1048/*-----------------------------------------------------------------------
1049 */
wdenkbf9e3b32004-02-12 00:47:09 +00001050int flash_erase (flash_info_t * info, int s_first, int s_last)
wdenk5653fc32004-02-08 22:55:38 +00001051{
1052 int rcode = 0;
1053 int prot;
1054 flash_sect_t sect;
Thomas Choue5720822010-03-26 08:17:00 +08001055 int st;
wdenk5653fc32004-02-08 22:55:38 +00001056
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05301057 debug("%s: erasing sectors %d to %d\n", __func__, s_first, s_last);
1058
wdenkbf9e3b32004-02-12 00:47:09 +00001059 if (info->flash_id != FLASH_MAN_CFI) {
wdenk4b9206e2004-03-23 22:14:11 +00001060 puts ("Can't erase unknown flash type - aborted\n");
wdenk5653fc32004-02-08 22:55:38 +00001061 return 1;
1062 }
1063 if ((s_first < 0) || (s_first > s_last)) {
wdenk4b9206e2004-03-23 22:14:11 +00001064 puts ("- no sectors to erase\n");
wdenk5653fc32004-02-08 22:55:38 +00001065 return 1;
1066 }
1067
1068 prot = 0;
wdenkbf9e3b32004-02-12 00:47:09 +00001069 for (sect = s_first; sect <= s_last; ++sect) {
wdenk5653fc32004-02-08 22:55:38 +00001070 if (info->protect[sect]) {
1071 prot++;
1072 }
1073 }
1074 if (prot) {
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001075 printf ("- Warning: %d protected sectors will not be erased!\n",
1076 prot);
Piotr Ziecik6ea808e2008-11-17 15:49:32 +01001077 } else if (flash_verbose) {
wdenk4b9206e2004-03-23 22:14:11 +00001078 putc ('\n');
wdenk5653fc32004-02-08 22:55:38 +00001079 }
1080
1081
wdenkbf9e3b32004-02-12 00:47:09 +00001082 for (sect = s_first; sect <= s_last; sect++) {
Joe Hershbergerde15a062012-08-17 15:36:41 -05001083 if (ctrlc()) {
1084 printf("\n");
1085 return 1;
1086 }
1087
wdenk5653fc32004-02-08 22:55:38 +00001088 if (info->protect[sect] == 0) { /* not protected */
Joe Hershberger6822a642012-08-17 15:36:40 -05001089#ifdef CONFIG_SYS_FLASH_CHECK_BLANK_BEFORE_ERASE
1090 int k;
1091 int size;
1092 int erased;
1093 u32 *flash;
1094
1095 /*
1096 * Check if whole sector is erased
1097 */
1098 size = flash_sector_size(info, sect);
1099 erased = 1;
1100 flash = (u32 *)info->start[sect];
1101 /* divide by 4 for longword access */
1102 size = size >> 2;
1103 for (k = 0; k < size; k++) {
1104 if (flash_read32(flash++) != 0xffffffff) {
1105 erased = 0;
1106 break;
1107 }
1108 }
1109 if (erased) {
1110 if (flash_verbose)
1111 putc(',');
1112 continue;
1113 }
1114#endif
wdenkbf9e3b32004-02-12 00:47:09 +00001115 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04001116 case CFI_CMDSET_INTEL_PROG_REGIONS:
wdenk5653fc32004-02-08 22:55:38 +00001117 case CFI_CMDSET_INTEL_STANDARD:
1118 case CFI_CMDSET_INTEL_EXTENDED:
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001119 flash_write_cmd (info, sect, 0,
1120 FLASH_CMD_CLEAR_STATUS);
1121 flash_write_cmd (info, sect, 0,
1122 FLASH_CMD_BLOCK_ERASE);
1123 flash_write_cmd (info, sect, 0,
1124 FLASH_CMD_ERASE_CONFIRM);
wdenk5653fc32004-02-08 22:55:38 +00001125 break;
1126 case CFI_CMDSET_AMD_STANDARD:
1127 case CFI_CMDSET_AMD_EXTENDED:
wdenkbf9e3b32004-02-12 00:47:09 +00001128 flash_unlock_seq (info, sect);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001129 flash_write_cmd (info, sect,
1130 info->addr_unlock1,
1131 AMD_CMD_ERASE_START);
wdenkbf9e3b32004-02-12 00:47:09 +00001132 flash_unlock_seq (info, sect);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001133 flash_write_cmd (info, sect, 0,
Angelo Dureghello07b2c5c2012-12-01 01:14:18 +01001134 info->cmd_erase_sector);
wdenk5653fc32004-02-08 22:55:38 +00001135 break;
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001136#ifdef CONFIG_FLASH_CFI_LEGACY
1137 case CFI_CMDSET_AMD_LEGACY:
1138 flash_unlock_seq (info, 0);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001139 flash_write_cmd (info, 0, info->addr_unlock1,
1140 AMD_CMD_ERASE_START);
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001141 flash_unlock_seq (info, 0);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001142 flash_write_cmd (info, sect, 0,
1143 AMD_CMD_ERASE_SECTOR);
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001144 break;
1145#endif
wdenk5653fc32004-02-08 22:55:38 +00001146 default:
wdenkbf9e3b32004-02-12 00:47:09 +00001147 debug ("Unkown flash vendor %d\n",
1148 info->vendor);
wdenk5653fc32004-02-08 22:55:38 +00001149 break;
1150 }
1151
Thomas Choue5720822010-03-26 08:17:00 +08001152 if (use_flash_status_poll(info)) {
Kim Phillips11dc4012012-10-29 13:34:45 +00001153 cfiword_t cword;
Thomas Choue5720822010-03-26 08:17:00 +08001154 void *dest;
Kim Phillips11dc4012012-10-29 13:34:45 +00001155 cword.ll = 0xffffffffffffffffULL;
Thomas Choue5720822010-03-26 08:17:00 +08001156 dest = flash_map(info, sect, 0);
1157 st = flash_status_poll(info, &cword, dest,
1158 info->erase_blk_tout, "erase");
1159 flash_unmap(info, sect, 0, dest);
1160 } else
1161 st = flash_full_status_check(info, sect,
1162 info->erase_blk_tout,
1163 "erase");
1164 if (st)
wdenk5653fc32004-02-08 22:55:38 +00001165 rcode = 1;
Thomas Choue5720822010-03-26 08:17:00 +08001166 else if (flash_verbose)
wdenk4b9206e2004-03-23 22:14:11 +00001167 putc ('.');
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05301168 } else {
1169 debug("\nSector %d is protected.\n",
1170 info->protect[sect]);
wdenk5653fc32004-02-08 22:55:38 +00001171 }
1172 }
Piotr Ziecik6ea808e2008-11-17 15:49:32 +01001173
1174 if (flash_verbose)
1175 puts (" done\n");
1176
wdenk5653fc32004-02-08 22:55:38 +00001177 return rcode;
1178}
1179
Stefan Roese70084df2010-08-13 09:36:36 +02001180#ifdef CONFIG_SYS_FLASH_EMPTY_INFO
1181static int sector_erased(flash_info_t *info, int i)
1182{
1183 int k;
1184 int size;
Stefan Roese4d2ca9d2010-10-25 18:31:39 +02001185 u32 *flash;
Stefan Roese70084df2010-08-13 09:36:36 +02001186
1187 /*
1188 * Check if whole sector is erased
1189 */
1190 size = flash_sector_size(info, i);
Stefan Roese4d2ca9d2010-10-25 18:31:39 +02001191 flash = (u32 *)info->start[i];
Stefan Roese70084df2010-08-13 09:36:36 +02001192 /* divide by 4 for longword access */
1193 size = size >> 2;
1194
1195 for (k = 0; k < size; k++) {
Stefan Roese4d2ca9d2010-10-25 18:31:39 +02001196 if (flash_read32(flash++) != 0xffffffff)
Stefan Roese70084df2010-08-13 09:36:36 +02001197 return 0; /* not erased */
1198 }
1199
1200 return 1; /* erased */
1201}
1202#endif /* CONFIG_SYS_FLASH_EMPTY_INFO */
1203
wdenkbf9e3b32004-02-12 00:47:09 +00001204void flash_print_info (flash_info_t * info)
wdenk5653fc32004-02-08 22:55:38 +00001205{
1206 int i;
1207
1208 if (info->flash_id != FLASH_MAN_CFI) {
wdenk4b9206e2004-03-23 22:14:11 +00001209 puts ("missing or unknown FLASH type\n");
wdenk5653fc32004-02-08 22:55:38 +00001210 return;
1211 }
1212
Peter Tysereddf52b2010-12-28 18:12:05 -06001213 printf ("%s flash (%d x %d)",
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001214 info->name,
wdenkbf9e3b32004-02-12 00:47:09 +00001215 (info->portwidth << 3), (info->chipwidth << 3));
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001216 if (info->size < 1024*1024)
1217 printf (" Size: %ld kB in %d Sectors\n",
1218 info->size >> 10, info->sector_count);
1219 else
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001220 printf (" Size: %ld MB in %d Sectors\n",
1221 info->size >> 20, info->sector_count);
Stefan Roese260421a2006-11-13 13:55:24 +01001222 printf (" ");
1223 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04001224 case CFI_CMDSET_INTEL_PROG_REGIONS:
1225 printf ("Intel Prog Regions");
1226 break;
Stefan Roese260421a2006-11-13 13:55:24 +01001227 case CFI_CMDSET_INTEL_STANDARD:
1228 printf ("Intel Standard");
1229 break;
1230 case CFI_CMDSET_INTEL_EXTENDED:
1231 printf ("Intel Extended");
1232 break;
1233 case CFI_CMDSET_AMD_STANDARD:
1234 printf ("AMD Standard");
1235 break;
1236 case CFI_CMDSET_AMD_EXTENDED:
1237 printf ("AMD Extended");
1238 break;
Michael Schwingen81b20cc2007-12-07 23:35:02 +01001239#ifdef CONFIG_FLASH_CFI_LEGACY
1240 case CFI_CMDSET_AMD_LEGACY:
1241 printf ("AMD Legacy");
1242 break;
1243#endif
Stefan Roese260421a2006-11-13 13:55:24 +01001244 default:
1245 printf ("Unknown (%d)", info->vendor);
1246 break;
1247 }
Philippe De Muyterd77c7ac2010-08-10 16:54:52 +02001248 printf (" command set, Manufacturer ID: 0x%02X, Device ID: 0x",
1249 info->manufacturer_id);
1250 printf (info->chipwidth == FLASH_CFI_16BIT ? "%04X" : "%02X",
1251 info->device_id);
Heiko Schocher5b448ad2011-04-11 14:16:19 +02001252 if ((info->device_id & 0xff) == 0x7E) {
1253 printf(info->chipwidth == FLASH_CFI_16BIT ? "%04X" : "%02X",
1254 info->device_id2);
Stefan Roese260421a2006-11-13 13:55:24 +01001255 }
Stefan Roesed2af0282012-12-06 15:44:12 +01001256 if ((info->vendor == CFI_CMDSET_AMD_STANDARD) && (info->legacy_unlock))
1257 printf("\n Advanced Sector Protection (PPB) enabled");
Stefan Roese260421a2006-11-13 13:55:24 +01001258 printf ("\n Erase timeout: %ld ms, write timeout: %ld ms\n",
wdenk028ab6b2004-02-23 23:54:43 +00001259 info->erase_blk_tout,
Stefan Roese260421a2006-11-13 13:55:24 +01001260 info->write_tout);
1261 if (info->buffer_size > 1) {
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001262 printf (" Buffer write timeout: %ld ms, "
1263 "buffer size: %d bytes\n",
wdenk028ab6b2004-02-23 23:54:43 +00001264 info->buffer_write_tout,
1265 info->buffer_size);
Stefan Roese260421a2006-11-13 13:55:24 +01001266 }
wdenk5653fc32004-02-08 22:55:38 +00001267
Stefan Roese260421a2006-11-13 13:55:24 +01001268 puts ("\n Sector Start Addresses:");
wdenkbf9e3b32004-02-12 00:47:09 +00001269 for (i = 0; i < info->sector_count; ++i) {
Kim Phillips2e973942010-07-26 18:35:39 -05001270 if (ctrlc())
Stefan Roese70084df2010-08-13 09:36:36 +02001271 break;
Stefan Roese260421a2006-11-13 13:55:24 +01001272 if ((i % 5) == 0)
Stefan Roese70084df2010-08-13 09:36:36 +02001273 putc('\n');
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001274#ifdef CONFIG_SYS_FLASH_EMPTY_INFO
wdenk5653fc32004-02-08 22:55:38 +00001275 /* print empty and read-only info */
Stefan Roese260421a2006-11-13 13:55:24 +01001276 printf (" %08lX %c %s ",
wdenk5653fc32004-02-08 22:55:38 +00001277 info->start[i],
Stefan Roese70084df2010-08-13 09:36:36 +02001278 sector_erased(info, i) ? 'E' : ' ',
Stefan Roese260421a2006-11-13 13:55:24 +01001279 info->protect[i] ? "RO" : " ");
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001280#else /* ! CONFIG_SYS_FLASH_EMPTY_INFO */
Stefan Roese260421a2006-11-13 13:55:24 +01001281 printf (" %08lX %s ",
1282 info->start[i],
1283 info->protect[i] ? "RO" : " ");
wdenk5653fc32004-02-08 22:55:38 +00001284#endif
1285 }
wdenk4b9206e2004-03-23 22:14:11 +00001286 putc ('\n');
wdenk5653fc32004-02-08 22:55:38 +00001287 return;
1288}
1289
1290/*-----------------------------------------------------------------------
Jerry Van Baren9a042e92008-03-08 13:48:01 -05001291 * This is used in a few places in write_buf() to show programming
1292 * progress. Making it a function is nasty because it needs to do side
1293 * effect updates to digit and dots. Repeated code is nasty too, so
1294 * we define it once here.
1295 */
Stefan Roesef0105722008-03-19 07:09:26 +01001296#ifdef CONFIG_FLASH_SHOW_PROGRESS
1297#define FLASH_SHOW_PROGRESS(scale, dots, digit, dots_sub) \
Piotr Ziecik6ea808e2008-11-17 15:49:32 +01001298 if (flash_verbose) { \
1299 dots -= dots_sub; \
1300 if ((scale > 0) && (dots <= 0)) { \
1301 if ((digit % 5) == 0) \
1302 printf ("%d", digit / 5); \
1303 else \
1304 putc ('.'); \
1305 digit--; \
1306 dots += scale; \
1307 } \
Jerry Van Baren9a042e92008-03-08 13:48:01 -05001308 }
Stefan Roesef0105722008-03-19 07:09:26 +01001309#else
1310#define FLASH_SHOW_PROGRESS(scale, dots, digit, dots_sub)
1311#endif
Jerry Van Baren9a042e92008-03-08 13:48:01 -05001312
1313/*-----------------------------------------------------------------------
wdenk5653fc32004-02-08 22:55:38 +00001314 * Copy memory to flash, returns:
1315 * 0 - OK
1316 * 1 - write timeout
1317 * 2 - Flash not erased
1318 */
wdenkbf9e3b32004-02-12 00:47:09 +00001319int write_buff (flash_info_t * info, uchar * src, ulong addr, ulong cnt)
wdenk5653fc32004-02-08 22:55:38 +00001320{
1321 ulong wp;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001322 uchar *p;
wdenk5653fc32004-02-08 22:55:38 +00001323 int aln;
1324 cfiword_t cword;
1325 int i, rc;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001326#ifdef CONFIG_SYS_FLASH_USE_BUFFER_WRITE
wdenkbf9e3b32004-02-12 00:47:09 +00001327 int buffered_size;
1328#endif
Jerry Van Baren9a042e92008-03-08 13:48:01 -05001329#ifdef CONFIG_FLASH_SHOW_PROGRESS
1330 int digit = CONFIG_FLASH_SHOW_PROGRESS;
1331 int scale = 0;
1332 int dots = 0;
1333
1334 /*
1335 * Suppress if there are fewer than CONFIG_FLASH_SHOW_PROGRESS writes.
1336 */
1337 if (cnt >= CONFIG_FLASH_SHOW_PROGRESS) {
1338 scale = (int)((cnt + CONFIG_FLASH_SHOW_PROGRESS - 1) /
1339 CONFIG_FLASH_SHOW_PROGRESS);
1340 }
1341#endif
1342
wdenkbf9e3b32004-02-12 00:47:09 +00001343 /* get lower aligned address */
wdenk5653fc32004-02-08 22:55:38 +00001344 wp = (addr & ~(info->portwidth - 1));
1345
1346 /* handle unaligned start */
wdenkbf9e3b32004-02-12 00:47:09 +00001347 if ((aln = addr - wp) != 0) {
wdenk5653fc32004-02-08 22:55:38 +00001348 cword.l = 0;
Becky Bruce09ce9922009-02-02 16:34:51 -06001349 p = (uchar *)wp;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001350 for (i = 0; i < aln; ++i)
1351 flash_add_byte (info, &cword, flash_read8(p + i));
wdenk5653fc32004-02-08 22:55:38 +00001352
wdenkbf9e3b32004-02-12 00:47:09 +00001353 for (; (i < info->portwidth) && (cnt > 0); i++) {
1354 flash_add_byte (info, &cword, *src++);
wdenk5653fc32004-02-08 22:55:38 +00001355 cnt--;
wdenk5653fc32004-02-08 22:55:38 +00001356 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001357 for (; (cnt == 0) && (i < info->portwidth); ++i)
1358 flash_add_byte (info, &cword, flash_read8(p + i));
1359
1360 rc = flash_write_cfiword (info, wp, cword);
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001361 if (rc != 0)
wdenk5653fc32004-02-08 22:55:38 +00001362 return rc;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001363
1364 wp += i;
Stefan Roesef0105722008-03-19 07:09:26 +01001365 FLASH_SHOW_PROGRESS(scale, dots, digit, i);
wdenk5653fc32004-02-08 22:55:38 +00001366 }
1367
wdenkbf9e3b32004-02-12 00:47:09 +00001368 /* handle the aligned part */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001369#ifdef CONFIG_SYS_FLASH_USE_BUFFER_WRITE
wdenkbf9e3b32004-02-12 00:47:09 +00001370 buffered_size = (info->portwidth / info->chipwidth);
1371 buffered_size *= info->buffer_size;
1372 while (cnt >= info->portwidth) {
Stefan Roese79b4cda2006-02-28 15:29:58 +01001373 /* prohibit buffer write when buffer_size is 1 */
1374 if (info->buffer_size == 1) {
1375 cword.l = 0;
1376 for (i = 0; i < info->portwidth; i++)
1377 flash_add_byte (info, &cword, *src++);
1378 if ((rc = flash_write_cfiword (info, wp, cword)) != 0)
1379 return rc;
1380 wp += info->portwidth;
1381 cnt -= info->portwidth;
1382 continue;
1383 }
1384
1385 /* write buffer until next buffered_size aligned boundary */
1386 i = buffered_size - (wp % buffered_size);
1387 if (i > cnt)
1388 i = cnt;
wdenkbf9e3b32004-02-12 00:47:09 +00001389 if ((rc = flash_write_cfibuffer (info, wp, src, i)) != ERR_OK)
wdenk5653fc32004-02-08 22:55:38 +00001390 return rc;
Wolfgang Denk8d4ba3d2005-08-12 22:35:59 +02001391 i -= i & (info->portwidth - 1);
wdenk5653fc32004-02-08 22:55:38 +00001392 wp += i;
1393 src += i;
wdenkbf9e3b32004-02-12 00:47:09 +00001394 cnt -= i;
Stefan Roesef0105722008-03-19 07:09:26 +01001395 FLASH_SHOW_PROGRESS(scale, dots, digit, i);
Joe Hershbergerde15a062012-08-17 15:36:41 -05001396 /* Only check every once in a while */
1397 if ((cnt & 0xFFFF) < buffered_size && ctrlc())
1398 return ERR_ABORTED;
wdenk5653fc32004-02-08 22:55:38 +00001399 }
1400#else
wdenkbf9e3b32004-02-12 00:47:09 +00001401 while (cnt >= info->portwidth) {
wdenk5653fc32004-02-08 22:55:38 +00001402 cword.l = 0;
wdenkbf9e3b32004-02-12 00:47:09 +00001403 for (i = 0; i < info->portwidth; i++) {
1404 flash_add_byte (info, &cword, *src++);
wdenk5653fc32004-02-08 22:55:38 +00001405 }
wdenkbf9e3b32004-02-12 00:47:09 +00001406 if ((rc = flash_write_cfiword (info, wp, cword)) != 0)
wdenk5653fc32004-02-08 22:55:38 +00001407 return rc;
1408 wp += info->portwidth;
1409 cnt -= info->portwidth;
Stefan Roesef0105722008-03-19 07:09:26 +01001410 FLASH_SHOW_PROGRESS(scale, dots, digit, info->portwidth);
Joe Hershbergerde15a062012-08-17 15:36:41 -05001411 /* Only check every once in a while */
1412 if ((cnt & 0xFFFF) < info->portwidth && ctrlc())
1413 return ERR_ABORTED;
wdenk5653fc32004-02-08 22:55:38 +00001414 }
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001415#endif /* CONFIG_SYS_FLASH_USE_BUFFER_WRITE */
Jerry Van Baren9a042e92008-03-08 13:48:01 -05001416
wdenk5653fc32004-02-08 22:55:38 +00001417 if (cnt == 0) {
1418 return (0);
1419 }
1420
1421 /*
1422 * handle unaligned tail bytes
1423 */
1424 cword.l = 0;
Becky Bruce09ce9922009-02-02 16:34:51 -06001425 p = (uchar *)wp;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001426 for (i = 0; (i < info->portwidth) && (cnt > 0); ++i) {
wdenkbf9e3b32004-02-12 00:47:09 +00001427 flash_add_byte (info, &cword, *src++);
wdenk5653fc32004-02-08 22:55:38 +00001428 --cnt;
1429 }
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001430 for (; i < info->portwidth; ++i)
1431 flash_add_byte (info, &cword, flash_read8(p + i));
wdenk5653fc32004-02-08 22:55:38 +00001432
wdenkbf9e3b32004-02-12 00:47:09 +00001433 return flash_write_cfiword (info, wp, cword);
wdenk5653fc32004-02-08 22:55:38 +00001434}
1435
Stefan Roese20043a42012-12-06 15:44:09 +01001436static inline int manufact_match(flash_info_t *info, u32 manu)
1437{
1438 return info->manufacturer_id == ((manu & FLASH_VENDMASK) >> 16);
1439}
1440
wdenk5653fc32004-02-08 22:55:38 +00001441/*-----------------------------------------------------------------------
1442 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001443#ifdef CONFIG_SYS_FLASH_PROTECTION
wdenk5653fc32004-02-08 22:55:38 +00001444
Holger Brunck81316a92012-08-09 10:22:41 +02001445static int cfi_protect_bugfix(flash_info_t *info, long sector, int prot)
1446{
Stefan Roese20043a42012-12-06 15:44:09 +01001447 if (manufact_match(info, INTEL_MANUFACT)
Kim Phillips11dc4012012-10-29 13:34:45 +00001448 && info->device_id == NUMONYX_256MBIT) {
Holger Brunck81316a92012-08-09 10:22:41 +02001449 /*
1450 * see errata called
1451 * "Numonyx Axcell P33/P30 Specification Update" :)
1452 */
1453 flash_write_cmd(info, sector, 0, FLASH_CMD_READ_ID);
1454 if (!flash_isequal(info, sector, FLASH_OFFSET_PROTECT,
1455 prot)) {
1456 /*
1457 * cmd must come before FLASH_CMD_PROTECT + 20us
1458 * Disable interrupts which might cause a timeout here.
1459 */
1460 int flag = disable_interrupts();
1461 unsigned short cmd;
1462
1463 if (prot)
1464 cmd = FLASH_CMD_PROTECT_SET;
1465 else
1466 cmd = FLASH_CMD_PROTECT_CLEAR;
1467 flash_write_cmd(info, sector, 0,
1468 FLASH_CMD_PROTECT);
1469 flash_write_cmd(info, sector, 0, cmd);
1470 /* re-enable interrupts if necessary */
1471 if (flag)
1472 enable_interrupts();
1473 }
1474 return 1;
1475 }
1476 return 0;
1477}
1478
wdenkbf9e3b32004-02-12 00:47:09 +00001479int flash_real_protect (flash_info_t * info, long sector, int prot)
wdenk5653fc32004-02-08 22:55:38 +00001480{
1481 int retcode = 0;
1482
Rafael Camposbc9019e2008-07-31 10:22:20 +02001483 switch (info->vendor) {
1484 case CFI_CMDSET_INTEL_PROG_REGIONS:
1485 case CFI_CMDSET_INTEL_STANDARD:
Nick Spence9e8e63c2008-08-19 22:21:16 -07001486 case CFI_CMDSET_INTEL_EXTENDED:
Holger Brunck81316a92012-08-09 10:22:41 +02001487 if (!cfi_protect_bugfix(info, sector, prot)) {
1488 flash_write_cmd(info, sector, 0,
1489 FLASH_CMD_CLEAR_STATUS);
1490 flash_write_cmd(info, sector, 0,
1491 FLASH_CMD_PROTECT);
Philippe De Muyter54652992010-08-17 18:40:25 +02001492 if (prot)
Holger Brunck81316a92012-08-09 10:22:41 +02001493 flash_write_cmd(info, sector, 0,
1494 FLASH_CMD_PROTECT_SET);
Philippe De Muyter54652992010-08-17 18:40:25 +02001495 else
Holger Brunck81316a92012-08-09 10:22:41 +02001496 flash_write_cmd(info, sector, 0,
1497 FLASH_CMD_PROTECT_CLEAR);
Philippe De Muyter54652992010-08-17 18:40:25 +02001498
Philippe De Muyter54652992010-08-17 18:40:25 +02001499 }
Rafael Camposbc9019e2008-07-31 10:22:20 +02001500 break;
1501 case CFI_CMDSET_AMD_EXTENDED:
1502 case CFI_CMDSET_AMD_STANDARD:
Rafael Camposbc9019e2008-07-31 10:22:20 +02001503 /* U-Boot only checks the first byte */
Stefan Roese20043a42012-12-06 15:44:09 +01001504 if (manufact_match(info, ATM_MANUFACT)) {
Rafael Camposbc9019e2008-07-31 10:22:20 +02001505 if (prot) {
1506 flash_unlock_seq (info, 0);
1507 flash_write_cmd (info, 0,
1508 info->addr_unlock1,
1509 ATM_CMD_SOFTLOCK_START);
1510 flash_unlock_seq (info, 0);
1511 flash_write_cmd (info, sector, 0,
1512 ATM_CMD_LOCK_SECT);
1513 } else {
1514 flash_write_cmd (info, 0,
1515 info->addr_unlock1,
1516 AMD_CMD_UNLOCK_START);
1517 if (info->device_id == ATM_ID_BV6416)
1518 flash_write_cmd (info, sector,
1519 0, ATM_CMD_UNLOCK_SECT);
1520 }
1521 }
Stefan Roeseac6b9112012-12-06 15:44:11 +01001522 if (info->legacy_unlock) {
Anatolij Gustschin66863b02012-08-09 08:18:12 +02001523 int flag = disable_interrupts();
1524 int lock_flag;
1525
1526 flash_unlock_seq(info, 0);
1527 flash_write_cmd(info, 0, info->addr_unlock1,
1528 AMD_CMD_SET_PPB_ENTRY);
1529 lock_flag = flash_isset(info, sector, 0, 0x01);
1530 if (prot) {
1531 if (lock_flag) {
1532 flash_write_cmd(info, sector, 0,
1533 AMD_CMD_PPB_LOCK_BC1);
1534 flash_write_cmd(info, sector, 0,
1535 AMD_CMD_PPB_LOCK_BC2);
1536 }
1537 debug("sector %ld %slocked\n", sector,
1538 lock_flag ? "" : "already ");
1539 } else {
1540 if (!lock_flag) {
1541 debug("unlock %ld\n", sector);
1542 flash_write_cmd(info, 0, 0,
1543 AMD_CMD_PPB_UNLOCK_BC1);
1544 flash_write_cmd(info, 0, 0,
1545 AMD_CMD_PPB_UNLOCK_BC2);
1546 }
1547 debug("sector %ld %sunlocked\n", sector,
1548 !lock_flag ? "" : "already ");
1549 }
1550 if (flag)
1551 enable_interrupts();
1552
1553 if (flash_status_check(info, sector,
1554 info->erase_blk_tout,
1555 prot ? "protect" : "unprotect"))
1556 printf("status check error\n");
1557
1558 flash_write_cmd(info, 0, 0,
1559 AMD_CMD_SET_PPB_EXIT_BC1);
1560 flash_write_cmd(info, 0, 0,
1561 AMD_CMD_SET_PPB_EXIT_BC2);
1562 }
Rafael Camposbc9019e2008-07-31 10:22:20 +02001563 break;
TsiChung Liew4e00acd2008-08-19 16:53:39 +00001564#ifdef CONFIG_FLASH_CFI_LEGACY
1565 case CFI_CMDSET_AMD_LEGACY:
1566 flash_write_cmd (info, sector, 0, FLASH_CMD_CLEAR_STATUS);
1567 flash_write_cmd (info, sector, 0, FLASH_CMD_PROTECT);
1568 if (prot)
1569 flash_write_cmd (info, sector, 0, FLASH_CMD_PROTECT_SET);
1570 else
1571 flash_write_cmd (info, sector, 0, FLASH_CMD_PROTECT_CLEAR);
1572#endif
Rafael Camposbc9019e2008-07-31 10:22:20 +02001573 };
wdenk5653fc32004-02-08 22:55:38 +00001574
Stefan Roesedf4e8132010-10-25 18:31:29 +02001575 /*
1576 * Flash needs to be in status register read mode for
1577 * flash_full_status_check() to work correctly
1578 */
1579 flash_write_cmd(info, sector, 0, FLASH_CMD_READ_STATUS);
wdenkbf9e3b32004-02-12 00:47:09 +00001580 if ((retcode =
1581 flash_full_status_check (info, sector, info->erase_blk_tout,
1582 prot ? "protect" : "unprotect")) == 0) {
wdenk5653fc32004-02-08 22:55:38 +00001583
1584 info->protect[sector] = prot;
Stefan Roese2662b402006-04-01 13:41:03 +02001585
1586 /*
1587 * On some of Intel's flash chips (marked via legacy_unlock)
1588 * unprotect unprotects all locking.
1589 */
1590 if ((prot == 0) && (info->legacy_unlock)) {
wdenk5653fc32004-02-08 22:55:38 +00001591 flash_sect_t i;
wdenkbf9e3b32004-02-12 00:47:09 +00001592
1593 for (i = 0; i < info->sector_count; i++) {
1594 if (info->protect[i])
1595 flash_real_protect (info, i, 1);
wdenk5653fc32004-02-08 22:55:38 +00001596 }
1597 }
1598 }
wdenk5653fc32004-02-08 22:55:38 +00001599 return retcode;
wdenkbf9e3b32004-02-12 00:47:09 +00001600}
1601
wdenk5653fc32004-02-08 22:55:38 +00001602/*-----------------------------------------------------------------------
1603 * flash_read_user_serial - read the OneTimeProgramming cells
1604 */
wdenkbf9e3b32004-02-12 00:47:09 +00001605void flash_read_user_serial (flash_info_t * info, void *buffer, int offset,
1606 int len)
wdenk5653fc32004-02-08 22:55:38 +00001607{
wdenkbf9e3b32004-02-12 00:47:09 +00001608 uchar *src;
1609 uchar *dst;
wdenk5653fc32004-02-08 22:55:38 +00001610
1611 dst = buffer;
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001612 src = flash_map (info, 0, FLASH_OFFSET_USER_PROTECTION);
wdenkbf9e3b32004-02-12 00:47:09 +00001613 flash_write_cmd (info, 0, 0, FLASH_CMD_READ_ID);
1614 memcpy (dst, src + offset, len);
Wolfgang Denkdb421e62005-09-25 16:41:22 +02001615 flash_write_cmd (info, 0, 0, info->cmd_reset);
Aaron Williamsa90b9572011-04-12 00:59:04 -07001616 udelay(1);
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001617 flash_unmap(info, 0, FLASH_OFFSET_USER_PROTECTION, src);
wdenk5653fc32004-02-08 22:55:38 +00001618}
wdenkbf9e3b32004-02-12 00:47:09 +00001619
wdenk5653fc32004-02-08 22:55:38 +00001620/*
1621 * flash_read_factory_serial - read the device Id from the protection area
1622 */
wdenkbf9e3b32004-02-12 00:47:09 +00001623void flash_read_factory_serial (flash_info_t * info, void *buffer, int offset,
1624 int len)
wdenk5653fc32004-02-08 22:55:38 +00001625{
wdenkbf9e3b32004-02-12 00:47:09 +00001626 uchar *src;
wdenkcd37d9e2004-02-10 00:03:41 +00001627
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001628 src = flash_map (info, 0, FLASH_OFFSET_INTEL_PROTECTION);
wdenkbf9e3b32004-02-12 00:47:09 +00001629 flash_write_cmd (info, 0, 0, FLASH_CMD_READ_ID);
1630 memcpy (buffer, src + offset, len);
Wolfgang Denkdb421e62005-09-25 16:41:22 +02001631 flash_write_cmd (info, 0, 0, info->cmd_reset);
Aaron Williamsa90b9572011-04-12 00:59:04 -07001632 udelay(1);
Haavard Skinnemoen12d30aa2007-12-13 12:56:34 +01001633 flash_unmap(info, 0, FLASH_OFFSET_INTEL_PROTECTION, src);
wdenk5653fc32004-02-08 22:55:38 +00001634}
1635
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001636#endif /* CONFIG_SYS_FLASH_PROTECTION */
wdenk5653fc32004-02-08 22:55:38 +00001637
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001638/*-----------------------------------------------------------------------
1639 * Reverse the order of the erase regions in the CFI QRY structure.
1640 * This is needed for chips that are either a) correctly detected as
1641 * top-boot, or b) buggy.
1642 */
1643static void cfi_reverse_geometry(struct cfi_qry *qry)
1644{
1645 unsigned int i, j;
1646 u32 tmp;
1647
1648 for (i = 0, j = qry->num_erase_regions - 1; i < j; i++, j--) {
1649 tmp = qry->erase_region_info[i];
1650 qry->erase_region_info[i] = qry->erase_region_info[j];
1651 qry->erase_region_info[j] = tmp;
1652 }
1653}
wdenk5653fc32004-02-08 22:55:38 +00001654
1655/*-----------------------------------------------------------------------
Stefan Roese260421a2006-11-13 13:55:24 +01001656 * read jedec ids from device and set corresponding fields in info struct
1657 *
1658 * Note: assume cfi->vendor, cfi->portwidth and cfi->chipwidth are correct
1659 *
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001660 */
1661static void cmdset_intel_read_jedec_ids(flash_info_t *info)
1662{
1663 flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
Aaron Williamsa90b9572011-04-12 00:59:04 -07001664 udelay(1);
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001665 flash_write_cmd(info, 0, 0, FLASH_CMD_READ_ID);
1666 udelay(1000); /* some flash are slow to respond */
1667 info->manufacturer_id = flash_read_uchar (info,
1668 FLASH_OFFSET_MANUFACTURER_ID);
Philippe De Muyterd77c7ac2010-08-10 16:54:52 +02001669 info->device_id = (info->chipwidth == FLASH_CFI_16BIT) ?
1670 flash_read_word (info, FLASH_OFFSET_DEVICE_ID) :
1671 flash_read_uchar (info, FLASH_OFFSET_DEVICE_ID);
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001672 flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
1673}
1674
1675static int cmdset_intel_init(flash_info_t *info, struct cfi_qry *qry)
1676{
1677 info->cmd_reset = FLASH_CMD_RESET;
1678
1679 cmdset_intel_read_jedec_ids(info);
1680 flash_write_cmd(info, 0, info->cfi_offset, FLASH_CMD_CFI);
1681
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001682#ifdef CONFIG_SYS_FLASH_PROTECTION
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001683 /* read legacy lock/unlock bit from intel flash */
1684 if (info->ext_addr) {
1685 info->legacy_unlock = flash_read_uchar (info,
1686 info->ext_addr + 5) & 0x08;
1687 }
1688#endif
1689
1690 return 0;
1691}
1692
1693static void cmdset_amd_read_jedec_ids(flash_info_t *info)
1694{
Niklaus Giger3a7b2c22009-07-22 17:13:24 +02001695 ushort bankId = 0;
1696 uchar manuId;
1697
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001698 flash_write_cmd(info, 0, 0, AMD_CMD_RESET);
1699 flash_unlock_seq(info, 0);
1700 flash_write_cmd(info, 0, info->addr_unlock1, FLASH_CMD_READ_ID);
1701 udelay(1000); /* some flash are slow to respond */
Tor Krill90447ec2008-03-28 11:29:10 +01001702
Niklaus Giger3a7b2c22009-07-22 17:13:24 +02001703 manuId = flash_read_uchar (info, FLASH_OFFSET_MANUFACTURER_ID);
1704 /* JEDEC JEP106Z specifies ID codes up to bank 7 */
1705 while (manuId == FLASH_CONTINUATION_CODE && bankId < 0x800) {
1706 bankId += 0x100;
1707 manuId = flash_read_uchar (info,
1708 bankId | FLASH_OFFSET_MANUFACTURER_ID);
1709 }
1710 info->manufacturer_id = manuId;
Tor Krill90447ec2008-03-28 11:29:10 +01001711
1712 switch (info->chipwidth){
1713 case FLASH_CFI_8BIT:
1714 info->device_id = flash_read_uchar (info,
1715 FLASH_OFFSET_DEVICE_ID);
1716 if (info->device_id == 0x7E) {
1717 /* AMD 3-byte (expanded) device ids */
1718 info->device_id2 = flash_read_uchar (info,
1719 FLASH_OFFSET_DEVICE_ID2);
1720 info->device_id2 <<= 8;
1721 info->device_id2 |= flash_read_uchar (info,
1722 FLASH_OFFSET_DEVICE_ID3);
1723 }
1724 break;
1725 case FLASH_CFI_16BIT:
1726 info->device_id = flash_read_word (info,
1727 FLASH_OFFSET_DEVICE_ID);
Heiko Schocher5b448ad2011-04-11 14:16:19 +02001728 if ((info->device_id & 0xff) == 0x7E) {
1729 /* AMD 3-byte (expanded) device ids */
1730 info->device_id2 = flash_read_uchar (info,
1731 FLASH_OFFSET_DEVICE_ID2);
1732 info->device_id2 <<= 8;
1733 info->device_id2 |= flash_read_uchar (info,
1734 FLASH_OFFSET_DEVICE_ID3);
1735 }
Tor Krill90447ec2008-03-28 11:29:10 +01001736 break;
1737 default:
1738 break;
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001739 }
1740 flash_write_cmd(info, 0, 0, AMD_CMD_RESET);
Aaron Williamsa90b9572011-04-12 00:59:04 -07001741 udelay(1);
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001742}
1743
1744static int cmdset_amd_init(flash_info_t *info, struct cfi_qry *qry)
1745{
1746 info->cmd_reset = AMD_CMD_RESET;
Angelo Dureghello07b2c5c2012-12-01 01:14:18 +01001747 info->cmd_erase_sector = AMD_CMD_ERASE_SECTOR;
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001748
1749 cmdset_amd_read_jedec_ids(info);
1750 flash_write_cmd(info, 0, info->cfi_offset, FLASH_CMD_CFI);
1751
Anatolij Gustschin66863b02012-08-09 08:18:12 +02001752#ifdef CONFIG_SYS_FLASH_PROTECTION
Stefan Roeseac6b9112012-12-06 15:44:11 +01001753 if (info->ext_addr) {
1754 /* read sector protect/unprotect scheme (at 0x49) */
1755 if (flash_read_uchar(info, info->ext_addr + 9) == 0x8)
Anatolij Gustschin66863b02012-08-09 08:18:12 +02001756 info->legacy_unlock = 1;
1757 }
1758#endif
1759
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01001760 return 0;
1761}
1762
1763#ifdef CONFIG_FLASH_CFI_LEGACY
Stefan Roese260421a2006-11-13 13:55:24 +01001764static void flash_read_jedec_ids (flash_info_t * info)
1765{
1766 info->manufacturer_id = 0;
1767 info->device_id = 0;
1768 info->device_id2 = 0;
1769
1770 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04001771 case CFI_CMDSET_INTEL_PROG_REGIONS:
Stefan Roese260421a2006-11-13 13:55:24 +01001772 case CFI_CMDSET_INTEL_STANDARD:
1773 case CFI_CMDSET_INTEL_EXTENDED:
Michael Schwingen8225d1e2008-01-12 20:29:47 +01001774 cmdset_intel_read_jedec_ids(info);
Stefan Roese260421a2006-11-13 13:55:24 +01001775 break;
1776 case CFI_CMDSET_AMD_STANDARD:
1777 case CFI_CMDSET_AMD_EXTENDED:
Michael Schwingen8225d1e2008-01-12 20:29:47 +01001778 cmdset_amd_read_jedec_ids(info);
Stefan Roese260421a2006-11-13 13:55:24 +01001779 break;
1780 default:
1781 break;
1782 }
1783}
1784
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001785/*-----------------------------------------------------------------------
1786 * Call board code to request info about non-CFI flash.
1787 * board_flash_get_legacy needs to fill in at least:
1788 * info->portwidth, info->chipwidth and info->interface for Jedec probing.
1789 */
Becky Bruce09ce9922009-02-02 16:34:51 -06001790static int flash_detect_legacy(phys_addr_t base, int banknum)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001791{
1792 flash_info_t *info = &flash_info[banknum];
1793
1794 if (board_flash_get_legacy(base, banknum, info)) {
1795 /* board code may have filled info completely. If not, we
1796 use JEDEC ID probing. */
1797 if (!info->vendor) {
1798 int modes[] = {
1799 CFI_CMDSET_AMD_STANDARD,
1800 CFI_CMDSET_INTEL_STANDARD
1801 };
1802 int i;
1803
1804 for (i = 0; i < sizeof(modes) / sizeof(modes[0]); i++) {
1805 info->vendor = modes[i];
Becky Bruce09ce9922009-02-02 16:34:51 -06001806 info->start[0] =
1807 (ulong)map_physmem(base,
Stefan Roesee1fb6d02009-02-05 11:44:52 +01001808 info->portwidth,
Becky Bruce09ce9922009-02-02 16:34:51 -06001809 MAP_NOCACHE);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001810 if (info->portwidth == FLASH_CFI_8BIT
1811 && info->interface == FLASH_CFI_X8X16) {
1812 info->addr_unlock1 = 0x2AAA;
1813 info->addr_unlock2 = 0x5555;
1814 } else {
1815 info->addr_unlock1 = 0x5555;
1816 info->addr_unlock2 = 0x2AAA;
1817 }
1818 flash_read_jedec_ids(info);
1819 debug("JEDEC PROBE: ID %x %x %x\n",
1820 info->manufacturer_id,
1821 info->device_id,
1822 info->device_id2);
Becky Bruce09ce9922009-02-02 16:34:51 -06001823 if (jedec_flash_match(info, info->start[0]))
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001824 break;
Becky Bruce09ce9922009-02-02 16:34:51 -06001825 else
Stefan Roesee1fb6d02009-02-05 11:44:52 +01001826 unmap_physmem((void *)info->start[0],
Becky Bruce09ce9922009-02-02 16:34:51 -06001827 MAP_NOCACHE);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001828 }
1829 }
1830
1831 switch(info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04001832 case CFI_CMDSET_INTEL_PROG_REGIONS:
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001833 case CFI_CMDSET_INTEL_STANDARD:
1834 case CFI_CMDSET_INTEL_EXTENDED:
1835 info->cmd_reset = FLASH_CMD_RESET;
1836 break;
1837 case CFI_CMDSET_AMD_STANDARD:
1838 case CFI_CMDSET_AMD_EXTENDED:
1839 case CFI_CMDSET_AMD_LEGACY:
1840 info->cmd_reset = AMD_CMD_RESET;
1841 break;
1842 }
1843 info->flash_id = FLASH_MAN_CFI;
1844 return 1;
1845 }
1846 return 0; /* use CFI */
1847}
1848#else
Becky Bruce09ce9922009-02-02 16:34:51 -06001849static inline int flash_detect_legacy(phys_addr_t base, int banknum)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02001850{
1851 return 0; /* use CFI */
1852}
1853#endif
1854
Stefan Roese260421a2006-11-13 13:55:24 +01001855/*-----------------------------------------------------------------------
wdenk5653fc32004-02-08 22:55:38 +00001856 * detect if flash is compatible with the Common Flash Interface (CFI)
1857 * http://www.jedec.org/download/search/jesd68.pdf
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001858 */
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01001859static void flash_read_cfi (flash_info_t *info, void *buf,
1860 unsigned int start, size_t len)
1861{
1862 u8 *p = buf;
1863 unsigned int i;
1864
1865 for (i = 0; i < len; i++)
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05301866 p[i] = flash_read_uchar(info, start + (i * 2));
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01001867}
1868
Kim Phillips11dc4012012-10-29 13:34:45 +00001869static void __flash_cmd_reset(flash_info_t *info)
Stefan Roesefa36ae72009-10-27 15:15:55 +01001870{
1871 /*
1872 * We do not yet know what kind of commandset to use, so we issue
1873 * the reset command in both Intel and AMD variants, in the hope
1874 * that AMD flash roms ignore the Intel command.
1875 */
1876 flash_write_cmd(info, 0, 0, AMD_CMD_RESET);
Aaron Williamsa90b9572011-04-12 00:59:04 -07001877 udelay(1);
Stefan Roesefa36ae72009-10-27 15:15:55 +01001878 flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
1879}
1880void flash_cmd_reset(flash_info_t *info)
1881 __attribute__((weak,alias("__flash_cmd_reset")));
1882
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01001883static int __flash_detect_cfi (flash_info_t * info, struct cfi_qry *qry)
wdenk5653fc32004-02-08 22:55:38 +00001884{
Wolfgang Denk92eb7292006-12-27 01:26:13 +01001885 int cfi_offset;
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001886
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001887 for (cfi_offset=0;
1888 cfi_offset < sizeof(flash_offset_cfi) / sizeof(uint);
1889 cfi_offset++) {
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05301890 /* Issue FLASH reset command */
1891 flash_cmd_reset(info);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001892 flash_write_cmd (info, 0, flash_offset_cfi[cfi_offset],
1893 FLASH_CMD_CFI);
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05301894 if (flash_isequal(info, 0, FLASH_OFFSET_CFI_RESP, 'Q') &&
1895 flash_isequal(info, 0,
1896 FLASH_OFFSET_CFI_RESP + 2, 'R') &&
1897 flash_isequal(info, 0,
1898 FLASH_OFFSET_CFI_RESP + 4, 'Y')) {
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01001899 flash_read_cfi(info, qry, FLASH_OFFSET_CFI_RESP,
1900 sizeof(struct cfi_qry));
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05301901#ifdef CONFIG_SYS_FLASH_INTERFACE_WIDTH
1902 info->interface = CONFIG_SYS_FLASH_INTERFACE_WIDTH;
1903#else
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01001904 info->interface = le16_to_cpu(qry->interface_desc);
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05301905 /* Some flash chips can support multiple bus widths.
1906 * In this case, override the interface width and
1907 * limit it to the port width.
1908 */
1909 if ((info->interface == FLASH_CFI_X8X16) &&
1910 (info->portwidth == FLASH_CFI_8BIT)) {
1911 debug("Overriding 16-bit interface"
1912 " width to 8-bit port width.\n");
1913 info->interface = FLASH_CFI_X8;
1914 } else if ((info->interface == FLASH_CFI_X16X32) &&
1915 (info->portwidth == FLASH_CFI_16BIT)) {
1916 debug("Overriding 16-bit interface"
1917 " width to 16-bit port width.\n");
1918 info->interface = FLASH_CFI_X16;
1919 }
1920#endif
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001921 info->cfi_offset = flash_offset_cfi[cfi_offset];
1922 debug ("device interface is %d\n",
1923 info->interface);
1924 debug ("found port %d chip %d ",
1925 info->portwidth, info->chipwidth);
1926 debug ("port %d bits chip %d bits\n",
1927 info->portwidth << CFI_FLASH_SHIFT_WIDTH,
1928 info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
1929
1930 /* calculate command offsets as in the Linux driver */
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05301931 info->addr_unlock1 = 0xaaa;
1932 info->addr_unlock2 = 0x555;
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001933
1934 /*
1935 * modify the unlock address if we are
1936 * in compatibility mode
1937 */
1938 if ( /* x8/x16 in x8 mode */
1939 ((info->chipwidth == FLASH_CFI_BY8) &&
1940 (info->interface == FLASH_CFI_X8X16)) ||
1941 /* x16/x32 in x16 mode */
1942 ((info->chipwidth == FLASH_CFI_BY16) &&
1943 (info->interface == FLASH_CFI_X16X32)))
1944 {
1945 info->addr_unlock1 = 0xaaa;
1946 info->addr_unlock2 = 0x555;
1947 }
1948
1949 info->name = "CFI conformant";
1950 return 1;
1951 }
1952 }
1953
1954 return 0;
1955}
1956
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01001957static int flash_detect_cfi (flash_info_t * info, struct cfi_qry *qry)
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001958{
wdenkbf9e3b32004-02-12 00:47:09 +00001959 debug ("flash detect cfi\n");
wdenk5653fc32004-02-08 22:55:38 +00001960
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001961 for (info->portwidth = CONFIG_SYS_FLASH_CFI_WIDTH;
wdenkbf9e3b32004-02-12 00:47:09 +00001962 info->portwidth <= FLASH_CFI_64BIT; info->portwidth <<= 1) {
1963 for (info->chipwidth = FLASH_CFI_BY8;
1964 info->chipwidth <= info->portwidth;
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001965 info->chipwidth <<= 1)
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05301966 if (__flash_detect_cfi(info, qry)) {
1967 debug("Found CFI flash, portwidth %d,"
1968 " chipwidth %d\n",
1969 info->portwidth, info->chipwidth);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01001970 return 1;
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05301971 }
wdenk5653fc32004-02-08 22:55:38 +00001972 }
wdenkbf9e3b32004-02-12 00:47:09 +00001973 debug ("not found\n");
wdenk5653fc32004-02-08 22:55:38 +00001974 return 0;
1975}
wdenkbf9e3b32004-02-12 00:47:09 +00001976
wdenk5653fc32004-02-08 22:55:38 +00001977/*
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01001978 * Manufacturer-specific quirks. Add workarounds for geometry
1979 * reversal, etc. here.
1980 */
1981static void flash_fixup_amd(flash_info_t *info, struct cfi_qry *qry)
1982{
1983 /* check if flash geometry needs reversal */
1984 if (qry->num_erase_regions > 1) {
1985 /* reverse geometry if top boot part */
1986 if (info->cfi_version < 0x3131) {
1987 /* CFI < 1.1, try to guess from device id */
1988 if ((info->device_id & 0x80) != 0)
1989 cfi_reverse_geometry(qry);
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05301990 } else if (flash_read_uchar(info, info->ext_addr + 0x1e) == 3) {
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01001991 /* CFI >= 1.1, deduct from top/bottom flag */
1992 /* note: ext_addr is valid since cfi_version > 0 */
1993 cfi_reverse_geometry(qry);
1994 }
1995 }
1996}
1997
1998static void flash_fixup_atmel(flash_info_t *info, struct cfi_qry *qry)
1999{
2000 int reverse_geometry = 0;
2001
2002 /* Check the "top boot" bit in the PRI */
2003 if (info->ext_addr && !(flash_read_uchar(info, info->ext_addr + 6) & 1))
2004 reverse_geometry = 1;
2005
2006 /* AT49BV6416(T) list the erase regions in the wrong order.
2007 * However, the device ID is identical with the non-broken
Ulf Samuelssoncb82a532009-03-27 23:26:43 +01002008 * AT49BV642D they differ in the high byte.
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01002009 */
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01002010 if (info->device_id == 0xd6 || info->device_id == 0xd2)
2011 reverse_geometry = !reverse_geometry;
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01002012
2013 if (reverse_geometry)
2014 cfi_reverse_geometry(qry);
2015}
2016
Richard Retanubune8eac432009-01-14 08:44:26 -05002017static void flash_fixup_stm(flash_info_t *info, struct cfi_qry *qry)
2018{
2019 /* check if flash geometry needs reversal */
2020 if (qry->num_erase_regions > 1) {
2021 /* reverse geometry if top boot part */
2022 if (info->cfi_version < 0x3131) {
Mike Frysinger6a011ce2011-04-10 16:06:29 -04002023 /* CFI < 1.1, guess by device id */
2024 if (info->device_id == 0x22CA || /* M29W320DT */
2025 info->device_id == 0x2256 || /* M29W320ET */
2026 info->device_id == 0x22D7) { /* M29W800DT */
Richard Retanubune8eac432009-01-14 08:44:26 -05002027 cfi_reverse_geometry(qry);
2028 }
Mike Frysinger4c2105c2011-05-09 18:33:36 -04002029 } else if (flash_read_uchar(info, info->ext_addr + 0xf) == 3) {
2030 /* CFI >= 1.1, deduct from top/bottom flag */
2031 /* note: ext_addr is valid since cfi_version > 0 */
2032 cfi_reverse_geometry(qry);
Richard Retanubune8eac432009-01-14 08:44:26 -05002033 }
2034 }
2035}
2036
Angelo Dureghello07b2c5c2012-12-01 01:14:18 +01002037static void flash_fixup_sst(flash_info_t *info, struct cfi_qry *qry)
2038{
2039 /*
2040 * SST, for many recent nor parallel flashes, says they are
2041 * CFI-conformant. This is not true, since qry struct.
2042 * reports a std. AMD command set (0x0002), while SST allows to
2043 * erase two different sector sizes for the same memory.
2044 * 64KB sector (SST call it block) needs 0x30 to be erased.
2045 * 4KB sector (SST call it sector) needs 0x50 to be erased.
2046 * Since CFI query detect the 4KB number of sectors, users expects
2047 * a sector granularity of 4KB, and it is here set.
2048 */
2049 if (info->device_id == 0x5D23 || /* SST39VF3201B */
2050 info->device_id == 0x5C23) { /* SST39VF3202B */
2051 /* set sector granularity to 4KB */
2052 info->cmd_erase_sector=0x50;
2053 }
2054}
2055
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01002056/*
wdenk5653fc32004-02-08 22:55:38 +00002057 * The following code cannot be run from FLASH!
2058 *
2059 */
Anatolij Gustschin34bbb8f2010-11-28 02:13:33 +01002060ulong flash_get_size (phys_addr_t base, int banknum)
wdenk5653fc32004-02-08 22:55:38 +00002061{
wdenkbf9e3b32004-02-12 00:47:09 +00002062 flash_info_t *info = &flash_info[banknum];
wdenk5653fc32004-02-08 22:55:38 +00002063 int i, j;
2064 flash_sect_t sect_cnt;
Becky Bruce09ce9922009-02-02 16:34:51 -06002065 phys_addr_t sector;
wdenk5653fc32004-02-08 22:55:38 +00002066 unsigned long tmp;
2067 int size_ratio;
2068 uchar num_erase_regions;
wdenkbf9e3b32004-02-12 00:47:09 +00002069 int erase_region_size;
2070 int erase_region_count;
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002071 struct cfi_qry qry;
Anatolij Gustschin34bbb8f2010-11-28 02:13:33 +01002072 unsigned long max_size;
Stefan Roese260421a2006-11-13 13:55:24 +01002073
Kumar Galaf9796902008-05-15 15:13:08 -05002074 memset(&qry, 0, sizeof(qry));
2075
Stefan Roese260421a2006-11-13 13:55:24 +01002076 info->ext_addr = 0;
2077 info->cfi_version = 0;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002078#ifdef CONFIG_SYS_FLASH_PROTECTION
Stefan Roese2662b402006-04-01 13:41:03 +02002079 info->legacy_unlock = 0;
2080#endif
wdenk5653fc32004-02-08 22:55:38 +00002081
Becky Bruce09ce9922009-02-02 16:34:51 -06002082 info->start[0] = (ulong)map_physmem(base, info->portwidth, MAP_NOCACHE);
wdenk5653fc32004-02-08 22:55:38 +00002083
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002084 if (flash_detect_cfi (info, &qry)) {
2085 info->vendor = le16_to_cpu(qry.p_id);
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05302086 info->ext_addr = le16_to_cpu(qry.p_adr) * 2;
2087 debug("extended address is 0x%x\n", info->ext_addr);
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002088 num_erase_regions = qry.num_erase_regions;
2089
Stefan Roese260421a2006-11-13 13:55:24 +01002090 if (info->ext_addr) {
2091 info->cfi_version = (ushort) flash_read_uchar (info,
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05302092 info->ext_addr + 6) << 8;
Stefan Roese260421a2006-11-13 13:55:24 +01002093 info->cfi_version |= (ushort) flash_read_uchar (info,
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05302094 info->ext_addr + 8);
Stefan Roese260421a2006-11-13 13:55:24 +01002095 }
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002096
wdenkbf9e3b32004-02-12 00:47:09 +00002097#ifdef DEBUG
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002098 flash_printqry (&qry);
wdenkbf9e3b32004-02-12 00:47:09 +00002099#endif
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002100
wdenkbf9e3b32004-02-12 00:47:09 +00002101 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04002102 case CFI_CMDSET_INTEL_PROG_REGIONS:
wdenk5653fc32004-02-08 22:55:38 +00002103 case CFI_CMDSET_INTEL_STANDARD:
2104 case CFI_CMDSET_INTEL_EXTENDED:
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002105 cmdset_intel_init(info, &qry);
wdenk5653fc32004-02-08 22:55:38 +00002106 break;
2107 case CFI_CMDSET_AMD_STANDARD:
2108 case CFI_CMDSET_AMD_EXTENDED:
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002109 cmdset_amd_init(info, &qry);
wdenk5653fc32004-02-08 22:55:38 +00002110 break;
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002111 default:
2112 printf("CFI: Unknown command set 0x%x\n",
2113 info->vendor);
2114 /*
2115 * Unfortunately, this means we don't know how
2116 * to get the chip back to Read mode. Might
2117 * as well try an Intel-style reset...
2118 */
2119 flash_write_cmd(info, 0, 0, FLASH_CMD_RESET);
2120 return 0;
wdenk5653fc32004-02-08 22:55:38 +00002121 }
wdenkcd37d9e2004-02-10 00:03:41 +00002122
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01002123 /* Do manufacturer-specific fixups */
2124 switch (info->manufacturer_id) {
Mario Schuknecht2c9f48a2011-02-21 13:13:14 +01002125 case 0x0001: /* AMD */
2126 case 0x0037: /* AMIC */
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01002127 flash_fixup_amd(info, &qry);
2128 break;
2129 case 0x001f:
2130 flash_fixup_atmel(info, &qry);
2131 break;
Richard Retanubune8eac432009-01-14 08:44:26 -05002132 case 0x0020:
2133 flash_fixup_stm(info, &qry);
2134 break;
Angelo Dureghello07b2c5c2012-12-01 01:14:18 +01002135 case 0x00bf: /* SST */
2136 flash_fixup_sst(info, &qry);
2137 break;
Haavard Skinnemoen467bcee2007-12-14 15:36:18 +01002138 }
2139
wdenkbf9e3b32004-02-12 00:47:09 +00002140 debug ("manufacturer is %d\n", info->vendor);
Stefan Roese260421a2006-11-13 13:55:24 +01002141 debug ("manufacturer id is 0x%x\n", info->manufacturer_id);
2142 debug ("device id is 0x%x\n", info->device_id);
2143 debug ("device id2 is 0x%x\n", info->device_id2);
2144 debug ("cfi version is 0x%04x\n", info->cfi_version);
aaron.williams@caviumnetworks.com239cb9d2013-03-03 16:45:05 +05302145 debug("port width: %d, chipwidth: %d, interface: %d\n",
2146 info->portwidth, info->chipwidth, info->interface);
Stefan Roese260421a2006-11-13 13:55:24 +01002147
wdenk5653fc32004-02-08 22:55:38 +00002148 size_ratio = info->portwidth / info->chipwidth;
wdenkbf9e3b32004-02-12 00:47:09 +00002149 /* if the chip is x8/x16 reduce the ratio by half */
2150 if ((info->interface == FLASH_CFI_X8X16)
2151 && (info->chipwidth == FLASH_CFI_BY8)) {
2152 size_ratio >>= 1;
2153 }
wdenkbf9e3b32004-02-12 00:47:09 +00002154 debug ("size_ratio %d port %d bits chip %d bits\n",
2155 size_ratio, info->portwidth << CFI_FLASH_SHIFT_WIDTH,
2156 info->chipwidth << CFI_FLASH_SHIFT_WIDTH);
Ilya Yanokec50a8e2010-10-21 17:20:12 +02002157 info->size = 1 << qry.dev_size;
2158 /* multiply the size by the number of chips */
2159 info->size *= size_ratio;
Anatolij Gustschin34bbb8f2010-11-28 02:13:33 +01002160 max_size = cfi_flash_bank_size(banknum);
Ilya Yanokec50a8e2010-10-21 17:20:12 +02002161 if (max_size && (info->size > max_size)) {
2162 debug("[truncated from %ldMiB]", info->size >> 20);
2163 info->size = max_size;
2164 }
wdenkbf9e3b32004-02-12 00:47:09 +00002165 debug ("found %d erase regions\n", num_erase_regions);
wdenk5653fc32004-02-08 22:55:38 +00002166 sect_cnt = 0;
2167 sector = base;
wdenkbf9e3b32004-02-12 00:47:09 +00002168 for (i = 0; i < num_erase_regions; i++) {
2169 if (i > NUM_ERASE_REGIONS) {
wdenk028ab6b2004-02-23 23:54:43 +00002170 printf ("%d erase regions found, only %d used\n",
2171 num_erase_regions, NUM_ERASE_REGIONS);
wdenk5653fc32004-02-08 22:55:38 +00002172 break;
2173 }
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002174
Haavard Skinnemoen0ddf06d2007-12-14 15:36:17 +01002175 tmp = le32_to_cpu(qry.erase_region_info[i]);
2176 debug("erase region %u: 0x%08lx\n", i, tmp);
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002177
2178 erase_region_count = (tmp & 0xffff) + 1;
2179 tmp >>= 16;
wdenkbf9e3b32004-02-12 00:47:09 +00002180 erase_region_size =
2181 (tmp & 0xffff) ? ((tmp & 0xffff) * 256) : 128;
wdenk4c0d4c32004-06-09 17:34:58 +00002182 debug ("erase_region_count = %d erase_region_size = %d\n",
wdenk028ab6b2004-02-23 23:54:43 +00002183 erase_region_count, erase_region_size);
wdenkbf9e3b32004-02-12 00:47:09 +00002184 for (j = 0; j < erase_region_count; j++) {
Ilya Yanokec50a8e2010-10-21 17:20:12 +02002185 if (sector - base >= info->size)
2186 break;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002187 if (sect_cnt >= CONFIG_SYS_MAX_FLASH_SECT) {
Michael Schwingen81b20cc2007-12-07 23:35:02 +01002188 printf("ERROR: too many flash sectors\n");
2189 break;
2190 }
Becky Bruce09ce9922009-02-02 16:34:51 -06002191 info->start[sect_cnt] =
2192 (ulong)map_physmem(sector,
2193 info->portwidth,
2194 MAP_NOCACHE);
wdenk5653fc32004-02-08 22:55:38 +00002195 sector += (erase_region_size * size_ratio);
wdenka1191902005-01-09 17:12:27 +00002196
2197 /*
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002198 * Only read protection status from
2199 * supported devices (intel...)
wdenka1191902005-01-09 17:12:27 +00002200 */
2201 switch (info->vendor) {
Vasiliy Leoenenko9c048b52008-05-07 21:25:33 +04002202 case CFI_CMDSET_INTEL_PROG_REGIONS:
wdenka1191902005-01-09 17:12:27 +00002203 case CFI_CMDSET_INTEL_EXTENDED:
2204 case CFI_CMDSET_INTEL_STANDARD:
Stefan Roesedf4e8132010-10-25 18:31:29 +02002205 /*
2206 * Set flash to read-id mode. Otherwise
2207 * reading protected status is not
2208 * guaranteed.
2209 */
2210 flash_write_cmd(info, sect_cnt, 0,
2211 FLASH_CMD_READ_ID);
wdenka1191902005-01-09 17:12:27 +00002212 info->protect[sect_cnt] =
2213 flash_isset (info, sect_cnt,
2214 FLASH_OFFSET_PROTECT,
2215 FLASH_STATUS_PROTECT);
2216 break;
Stefan Roese03deff42012-12-06 15:44:10 +01002217 case CFI_CMDSET_AMD_EXTENDED:
2218 case CFI_CMDSET_AMD_STANDARD:
Stefan Roeseac6b9112012-12-06 15:44:11 +01002219 if (!info->legacy_unlock) {
Stefan Roese03deff42012-12-06 15:44:10 +01002220 /* default: not protected */
2221 info->protect[sect_cnt] = 0;
2222 break;
2223 }
2224
2225 /* Read protection (PPB) from sector */
2226 flash_write_cmd(info, 0, 0,
2227 info->cmd_reset);
2228 flash_unlock_seq(info, 0);
2229 flash_write_cmd(info, 0,
2230 info->addr_unlock1,
2231 FLASH_CMD_READ_ID);
2232 info->protect[sect_cnt] =
2233 flash_isset(
2234 info, sect_cnt,
2235 FLASH_OFFSET_PROTECT,
2236 FLASH_STATUS_PROTECT);
2237 break;
wdenka1191902005-01-09 17:12:27 +00002238 default:
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002239 /* default: not protected */
2240 info->protect[sect_cnt] = 0;
wdenka1191902005-01-09 17:12:27 +00002241 }
2242
wdenk5653fc32004-02-08 22:55:38 +00002243 sect_cnt++;
2244 }
2245 }
2246
2247 info->sector_count = sect_cnt;
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002248 info->buffer_size = 1 << le16_to_cpu(qry.max_buf_write_size);
2249 tmp = 1 << qry.block_erase_timeout_typ;
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002250 info->erase_blk_tout = tmp *
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002251 (1 << qry.block_erase_timeout_max);
2252 tmp = (1 << qry.buf_write_timeout_typ) *
2253 (1 << qry.buf_write_timeout_max);
2254
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002255 /* round up when converting to ms */
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002256 info->buffer_write_tout = (tmp + 999) / 1000;
2257 tmp = (1 << qry.word_write_timeout_typ) *
2258 (1 << qry.word_write_timeout_max);
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002259 /* round up when converting to ms */
Haavard Skinnemoene23741f2007-12-14 15:36:16 +01002260 info->write_tout = (tmp + 999) / 1000;
wdenk5653fc32004-02-08 22:55:38 +00002261 info->flash_id = FLASH_MAN_CFI;
Haavard Skinnemoen7e5b9b42007-12-13 12:56:28 +01002262 if ((info->interface == FLASH_CFI_X8X16) &&
2263 (info->chipwidth == FLASH_CFI_BY8)) {
2264 /* XXX - Need to test on x8/x16 in parallel. */
2265 info->portwidth >>= 1;
wdenk855a4962004-03-14 18:23:55 +00002266 }
Mike Frysinger22159872008-10-02 01:55:38 -04002267
2268 flash_write_cmd (info, 0, 0, info->cmd_reset);
wdenk5653fc32004-02-08 22:55:38 +00002269 }
2270
wdenkbf9e3b32004-02-12 00:47:09 +00002271 return (info->size);
wdenk5653fc32004-02-08 22:55:38 +00002272}
2273
Mike Frysinger4ffeab22010-12-22 09:41:13 -05002274#ifdef CONFIG_FLASH_CFI_MTD
Piotr Ziecik6ea808e2008-11-17 15:49:32 +01002275void flash_set_verbose(uint v)
2276{
2277 flash_verbose = v;
2278}
Mike Frysinger4ffeab22010-12-22 09:41:13 -05002279#endif
Piotr Ziecik6ea808e2008-11-17 15:49:32 +01002280
Stefan Roese6f726f92010-10-25 18:31:48 +02002281static void cfi_flash_set_config_reg(u32 base, u16 val)
2282{
2283#ifdef CONFIG_SYS_CFI_FLASH_CONFIG_REGS
2284 /*
2285 * Only set this config register if really defined
2286 * to a valid value (0xffff is invalid)
2287 */
2288 if (val == 0xffff)
2289 return;
2290
2291 /*
2292 * Set configuration register. Data is "encrypted" in the 16 lower
2293 * address bits.
2294 */
2295 flash_write16(FLASH_CMD_SETUP, (void *)(base + (val << 1)));
2296 flash_write16(FLASH_CMD_SET_CR_CONFIRM, (void *)(base + (val << 1)));
2297
2298 /*
2299 * Finally issue reset-command to bring device back to
2300 * read-array mode
2301 */
2302 flash_write16(FLASH_CMD_RESET, (void *)base);
2303#endif
2304}
2305
wdenk5653fc32004-02-08 22:55:38 +00002306/*-----------------------------------------------------------------------
2307 */
Heiko Schocher6ee14162011-04-04 08:10:21 +02002308
2309void flash_protect_default(void)
2310{
Peter Tyser2c519832011-04-13 11:46:56 -05002311#if defined(CONFIG_SYS_FLASH_AUTOPROTECT_LIST)
2312 int i;
2313 struct apl_s {
2314 ulong start;
2315 ulong size;
2316 } apl[] = CONFIG_SYS_FLASH_AUTOPROTECT_LIST;
2317#endif
2318
Heiko Schocher6ee14162011-04-04 08:10:21 +02002319 /* Monitor protection ON by default */
2320#if (CONFIG_SYS_MONITOR_BASE >= CONFIG_SYS_FLASH_BASE) && \
2321 (!defined(CONFIG_MONITOR_IS_IN_RAM))
2322 flash_protect(FLAG_PROTECT_SET,
2323 CONFIG_SYS_MONITOR_BASE,
2324 CONFIG_SYS_MONITOR_BASE + monitor_flash_len - 1,
2325 flash_get_info(CONFIG_SYS_MONITOR_BASE));
2326#endif
2327
2328 /* Environment protection ON by default */
2329#ifdef CONFIG_ENV_IS_IN_FLASH
2330 flash_protect(FLAG_PROTECT_SET,
2331 CONFIG_ENV_ADDR,
2332 CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE - 1,
2333 flash_get_info(CONFIG_ENV_ADDR));
2334#endif
2335
2336 /* Redundant environment protection ON by default */
2337#ifdef CONFIG_ENV_ADDR_REDUND
2338 flash_protect(FLAG_PROTECT_SET,
2339 CONFIG_ENV_ADDR_REDUND,
2340 CONFIG_ENV_ADDR_REDUND + CONFIG_ENV_SECT_SIZE - 1,
2341 flash_get_info(CONFIG_ENV_ADDR_REDUND));
2342#endif
2343
2344#if defined(CONFIG_SYS_FLASH_AUTOPROTECT_LIST)
2345 for (i = 0; i < (sizeof(apl) / sizeof(struct apl_s)); i++) {
Marek Vasut31d34142011-10-21 14:17:05 +00002346 debug("autoprotecting from %08lx to %08lx\n",
Heiko Schocher6ee14162011-04-04 08:10:21 +02002347 apl[i].start, apl[i].start + apl[i].size - 1);
2348 flash_protect(FLAG_PROTECT_SET,
2349 apl[i].start,
2350 apl[i].start + apl[i].size - 1,
2351 flash_get_info(apl[i].start));
2352 }
2353#endif
2354}
2355
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002356unsigned long flash_init (void)
wdenk5653fc32004-02-08 22:55:38 +00002357{
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002358 unsigned long size = 0;
2359 int i;
wdenk5653fc32004-02-08 22:55:38 +00002360
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002361#ifdef CONFIG_SYS_FLASH_PROTECTION
Eric Schumann3a3baf32009-03-21 09:59:34 -04002362 /* read environment from EEPROM */
2363 char s[64];
Wolfgang Denkcdb74972010-07-24 21:55:43 +02002364 getenv_f("unlock", s, sizeof(s));
Michael Schwingen81b20cc2007-12-07 23:35:02 +01002365#endif
wdenk5653fc32004-02-08 22:55:38 +00002366
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002367 /* Init: no FLASHes known */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002368 for (i = 0; i < CONFIG_SYS_MAX_FLASH_BANKS; ++i) {
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002369 flash_info[i].flash_id = FLASH_UNKNOWN;
wdenk5653fc32004-02-08 22:55:38 +00002370
Stefan Roese6f726f92010-10-25 18:31:48 +02002371 /* Optionally write flash configuration register */
2372 cfi_flash_set_config_reg(cfi_flash_bank_addr(i),
2373 cfi_flash_config_reg(i));
2374
Stefan Roeseb00e19c2010-08-30 10:11:51 +02002375 if (!flash_detect_legacy(cfi_flash_bank_addr(i), i))
Anatolij Gustschin34bbb8f2010-11-28 02:13:33 +01002376 flash_get_size(cfi_flash_bank_addr(i), i);
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002377 size += flash_info[i].size;
2378 if (flash_info[i].flash_id == FLASH_UNKNOWN) {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002379#ifndef CONFIG_SYS_FLASH_QUIET_TEST
Peter Tysereddf52b2010-12-28 18:12:05 -06002380 printf ("## Unknown flash on Bank %d "
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002381 "- Size = 0x%08lx = %ld MB\n",
2382 i+1, flash_info[i].size,
John Schmoller0e3fa012010-09-29 13:49:05 -05002383 flash_info[i].size >> 20);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002384#endif /* CONFIG_SYS_FLASH_QUIET_TEST */
wdenk5653fc32004-02-08 22:55:38 +00002385 }
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002386#ifdef CONFIG_SYS_FLASH_PROTECTION
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002387 else if ((s != NULL) && (strcmp(s, "yes") == 0)) {
2388 /*
2389 * Only the U-Boot image and it's environment
2390 * is protected, all other sectors are
2391 * unprotected (unlocked) if flash hardware
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002392 * protection is used (CONFIG_SYS_FLASH_PROTECTION)
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002393 * and the environment variable "unlock" is
2394 * set to "yes".
2395 */
2396 if (flash_info[i].legacy_unlock) {
2397 int k;
Stefan Roese79b4cda2006-02-28 15:29:58 +01002398
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002399 /*
2400 * Disable legacy_unlock temporarily,
2401 * since flash_real_protect would
2402 * relock all other sectors again
2403 * otherwise.
2404 */
2405 flash_info[i].legacy_unlock = 0;
Stefan Roese79b4cda2006-02-28 15:29:58 +01002406
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002407 /*
2408 * Legacy unlocking (e.g. Intel J3) ->
2409 * unlock only one sector. This will
2410 * unlock all sectors.
2411 */
2412 flash_real_protect (&flash_info[i], 0, 0);
Stefan Roese79b4cda2006-02-28 15:29:58 +01002413
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002414 flash_info[i].legacy_unlock = 1;
2415
2416 /*
2417 * Manually mark other sectors as
2418 * unlocked (unprotected)
2419 */
2420 for (k = 1; k < flash_info[i].sector_count; k++)
2421 flash_info[i].protect[k] = 0;
2422 } else {
2423 /*
2424 * No legancy unlocking -> unlock all sectors
2425 */
2426 flash_protect (FLAG_PROTECT_CLEAR,
2427 flash_info[i].start[0],
2428 flash_info[i].start[0]
2429 + flash_info[i].size - 1,
2430 &flash_info[i]);
2431 }
Stefan Roese79b4cda2006-02-28 15:29:58 +01002432 }
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002433#endif /* CONFIG_SYS_FLASH_PROTECTION */
wdenk5653fc32004-02-08 22:55:38 +00002434 }
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002435
Heiko Schocher6ee14162011-04-04 08:10:21 +02002436 flash_protect_default();
Piotr Ziecik91809ed2008-11-17 15:57:58 +01002437#ifdef CONFIG_FLASH_CFI_MTD
2438 cfi_mtd_init();
2439#endif
2440
Haavard Skinnemoenbe60a902007-10-06 18:55:36 +02002441 return (size);
wdenk5653fc32004-02-08 22:55:38 +00002442}