blob: 93eed59b1a95b23dda37ec20c2b06798bf9604ae [file] [log] [blame]
Kumar Gala9490a7f2008-07-25 13:31:05 -05001/*
ramneek mehresh3d7506f2012-04-18 19:39:53 +00002 * Copyright 2008-2012 Freescale Semiconductor, Inc.
Kumar Gala9490a7f2008-07-25 13:31:05 -05003 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02004 * SPDX-License-Identifier: GPL-2.0+
Kumar Gala9490a7f2008-07-25 13:31:05 -05005 */
6
7#include <common.h>
8#include <command.h>
9#include <pci.h>
10#include <asm/processor.h>
11#include <asm/mmu.h>
Kumar Gala7c0d4a72008-09-22 14:11:11 -050012#include <asm/cache.h>
Kumar Gala9490a7f2008-07-25 13:31:05 -050013#include <asm/immap_85xx.h>
Kumar Galac8514622009-04-02 13:22:48 -050014#include <asm/fsl_pci.h>
York Sun5614e712013-09-30 09:22:09 -070015#include <fsl_ddr_sdram.h>
Kumar Gala9490a7f2008-07-25 13:31:05 -050016#include <asm/io.h>
Kumar Gala54648982010-04-20 10:21:12 -050017#include <asm/fsl_serdes.h>
Kumar Gala9490a7f2008-07-25 13:31:05 -050018#include <spd.h>
19#include <miiphy.h>
20#include <libfdt.h>
21#include <spd_sdram.h>
22#include <fdt_support.h>
Andy Fleming063c1262011-04-08 02:10:54 -050023#include <fsl_mdio.h>
Jason Jin2e26d832008-10-10 11:41:00 +080024#include <tsec.h>
25#include <netdev.h>
Wolfgang Denk54a7cc42009-01-28 09:25:31 +010026#include <sata.h>
Kumar Gala9490a7f2008-07-25 13:31:05 -050027
Jason Jin2e26d832008-10-10 11:41:00 +080028#include "../common/sgmii_riser.h"
Kumar Gala9490a7f2008-07-25 13:31:05 -050029
Andy Fleming80522dc2008-10-30 16:51:33 -050030int board_early_init_f (void)
31{
32#ifdef CONFIG_MMC
33 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
34
35 setbits_be32(&gur->pmuxcr,
Xie Xiaoboae2044d2011-10-03 12:18:39 -070036 (MPC85xx_PMUXCR_SDHC_CD |
Andy Fleming80522dc2008-10-30 16:51:33 -050037 MPC85xx_PMUXCR_SDHC_WP));
Xie Xiaobo8af3d222011-10-03 12:18:40 -070038
39 /* The MPC8536DS board insert the SDHC_WP pin for erratum NMG_eSDHC118,
40 * however, this erratum only applies to MPC8536 Rev1.0.
41 * So set SDHC_WP to active-low when use MPC8536 Rev1.1 and greater.*/
42 if ((((SVR_MAJ(get_svr()) & 0x7) == 0x1) &&
43 (SVR_MIN(get_svr()) >= 0x1))
44 || (SVR_MAJ(get_svr() & 0x7) > 0x1))
45 setbits_be32(&gur->gencfgr, MPC85xx_GENCFGR_SDHC_WP_INV);
Andy Fleming80522dc2008-10-30 16:51:33 -050046#endif
47 return 0;
48}
49
Kumar Gala9490a7f2008-07-25 13:31:05 -050050int checkboard (void)
51{
Kumar Gala6bb5b412009-07-14 22:42:01 -050052 u8 vboot;
53 u8 *pixis_base = (u8 *)PIXIS_BASE;
54
Timur Tabi5d065c32012-03-15 11:42:27 +000055 printf("Board: MPC8536DS Sys ID: 0x%02x, "
Kumar Gala6bb5b412009-07-14 22:42:01 -050056 "Sys Ver: 0x%02x, FPGA Ver: 0x%02x, ",
57 in_8(pixis_base + PIXIS_ID), in_8(pixis_base + PIXIS_VER),
58 in_8(pixis_base + PIXIS_PVER));
59
60 vboot = in_8(pixis_base + PIXIS_VBOOT);
61 switch ((vboot & PIXIS_VBOOT_LBMAP) >> 5) {
62 case PIXIS_VBOOT_LBMAP_NOR0:
63 puts ("vBank: 0\n");
64 break;
65 case PIXIS_VBOOT_LBMAP_NOR1:
66 puts ("vBank: 1\n");
67 break;
68 case PIXIS_VBOOT_LBMAP_NOR2:
69 puts ("vBank: 2\n");
70 break;
71 case PIXIS_VBOOT_LBMAP_NOR3:
72 puts ("vBank: 3\n");
73 break;
74 case PIXIS_VBOOT_LBMAP_PJET:
75 puts ("Promjet\n");
76 break;
77 case PIXIS_VBOOT_LBMAP_NAND:
78 puts ("NAND\n");
79 break;
80 }
81
Kumar Gala9490a7f2008-07-25 13:31:05 -050082 return 0;
83}
84
Kumar Gala9490a7f2008-07-25 13:31:05 -050085#if !defined(CONFIG_SPD_EEPROM)
86/*
87 * Fixed sdram init -- doesn't use serial presence detect.
88 */
89
90phys_size_t fixed_sdram (void)
91{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020092 volatile immap_t *immap = (immap_t *)CONFIG_SYS_IMMR;
York Sun9a17eb52013-11-18 10:29:32 -080093 struct ccsr_ddr __iomem *ddr = &immap->im_ddr;
Kumar Gala9490a7f2008-07-25 13:31:05 -050094 uint d_init;
95
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020096 ddr->cs0_bnds = CONFIG_SYS_DDR_CS0_BNDS;
97 ddr->cs0_config = CONFIG_SYS_DDR_CS0_CONFIG;
Kumar Gala9490a7f2008-07-25 13:31:05 -050098
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099 ddr->timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3;
100 ddr->timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0;
101 ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1;
102 ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2;
103 ddr->sdram_mode = CONFIG_SYS_DDR_MODE_1;
104 ddr->sdram_mode_2 = CONFIG_SYS_DDR_MODE_2;
105 ddr->sdram_interval = CONFIG_SYS_DDR_INTERVAL;
106 ddr->sdram_data_init = CONFIG_SYS_DDR_DATA_INIT;
107 ddr->sdram_clk_cntl = CONFIG_SYS_DDR_CLK_CTRL;
108 ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL2;
Kumar Gala9490a7f2008-07-25 13:31:05 -0500109
110#if defined (CONFIG_DDR_ECC)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200111 ddr->err_int_en = CONFIG_SYS_DDR_ERR_INT_EN;
112 ddr->err_disable = CONFIG_SYS_DDR_ERR_DIS;
113 ddr->err_sbe = CONFIG_SYS_DDR_SBE;
Kumar Gala9490a7f2008-07-25 13:31:05 -0500114#endif
115 asm("sync;isync");
116
117 udelay(500);
118
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200119 ddr->sdram_cfg = CONFIG_SYS_DDR_CONTROL;
Kumar Gala9490a7f2008-07-25 13:31:05 -0500120
121#if defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
122 d_init = 1;
123 debug("DDR - 1st controller: memory initializing\n");
124 /*
125 * Poll until memory is initialized.
126 * 512 Meg at 400 might hit this 200 times or so.
127 */
128 while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0) {
129 udelay(1000);
130 }
131 debug("DDR: memory initialized\n\n");
132 asm("sync; isync");
133 udelay(500);
134#endif
135
136 return 512 * 1024 * 1024;
137}
138
139#endif
140
141#ifdef CONFIG_PCI1
142static struct pci_controller pci1_hose;
143#endif
144
Mingkai Hu8a414c42009-10-28 10:49:31 +0800145#ifdef CONFIG_PCI
146void pci_init_board(void)
Kumar Gala9490a7f2008-07-25 13:31:05 -0500147{
Mingkai Hu8a414c42009-10-28 10:49:31 +0800148 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
Kumar Gala5f7b31b2010-12-17 15:14:54 -0600149 struct fsl_pci_info pci_info;
150 u32 devdisr, pordevsr;
Mingkai Hu8a414c42009-10-28 10:49:31 +0800151 u32 porpllsr, pci_agent, pci_speed, pci_32, pci_arb, pci_clk_sel;
Kumar Gala5f7b31b2010-12-17 15:14:54 -0600152 int first_free_busno;
Kumar Gala9490a7f2008-07-25 13:31:05 -0500153
Kumar Gala5f7b31b2010-12-17 15:14:54 -0600154 first_free_busno = fsl_pcie_init_board(0);
Mingkai Hu8a414c42009-10-28 10:49:31 +0800155
Kumar Gala5f7b31b2010-12-17 15:14:54 -0600156#ifdef CONFIG_PCI1
Mingkai Hu8a414c42009-10-28 10:49:31 +0800157 devdisr = in_be32(&gur->devdisr);
158 pordevsr = in_be32(&gur->pordevsr);
159 porpllsr = in_be32(&gur->porpllsr);
Mingkai Hu8a414c42009-10-28 10:49:31 +0800160
Mingkai Hu8a414c42009-10-28 10:49:31 +0800161 pci_speed = 66666000;
162 pci_32 = 1;
163 pci_arb = pordevsr & MPC85xx_PORDEVSR_PCI1_ARB;
164 pci_clk_sel = porpllsr & MPC85xx_PORDEVSR_PCI1_SPD;
Kumar Gala9490a7f2008-07-25 13:31:05 -0500165
Kumar Gala9490a7f2008-07-25 13:31:05 -0500166 if (!(devdisr & MPC85xx_DEVDISR_PCI1)) {
Kumar Gala5f7b31b2010-12-17 15:14:54 -0600167 SET_STD_PCI_INFO(pci_info, 1);
168 set_next_law(pci_info.mem_phys,
169 law_size_bits(pci_info.mem_size), pci_info.law);
170 set_next_law(pci_info.io_phys,
171 law_size_bits(pci_info.io_size), pci_info.law);
172
173 pci_agent = fsl_setup_hose(&pci1_hose, pci_info.regs);
Peter Tyser8ca78f22010-10-29 17:59:24 -0500174 printf("PCI: %d bit, %s MHz, %s, %s, %s (base address %lx)\n",
Kumar Gala9490a7f2008-07-25 13:31:05 -0500175 (pci_32) ? 32 : 64,
176 (pci_speed == 33333000) ? "33" :
177 (pci_speed == 66666000) ? "66" : "unknown",
178 pci_clk_sel ? "sync" : "async",
179 pci_agent ? "agent" : "host",
180 pci_arb ? "arbiter" : "external-arbiter",
Kumar Gala5f7b31b2010-12-17 15:14:54 -0600181 pci_info.regs);
Kumar Gala9490a7f2008-07-25 13:31:05 -0500182
Kumar Gala5f7b31b2010-12-17 15:14:54 -0600183 first_free_busno = fsl_pci_init_port(&pci_info,
Mingkai Hu8a414c42009-10-28 10:49:31 +0800184 &pci1_hose, first_free_busno);
Kumar Gala9490a7f2008-07-25 13:31:05 -0500185 } else {
Peter Tyser8ca78f22010-10-29 17:59:24 -0500186 printf("PCI: disabled\n");
Kumar Gala9490a7f2008-07-25 13:31:05 -0500187 }
Mingkai Hu8a414c42009-10-28 10:49:31 +0800188
189 puts("\n");
Kumar Gala9490a7f2008-07-25 13:31:05 -0500190#else
Mingkai Hu8a414c42009-10-28 10:49:31 +0800191 setbits_be32(&gur->devdisr, MPC85xx_DEVDISR_PCI1); /* disable */
Kumar Gala9490a7f2008-07-25 13:31:05 -0500192#endif
193}
Mingkai Hu8a414c42009-10-28 10:49:31 +0800194#endif
Kumar Gala9490a7f2008-07-25 13:31:05 -0500195
Kumar Gala9490a7f2008-07-25 13:31:05 -0500196int board_early_init_r(void)
197{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200198 const unsigned int flashbase = CONFIG_SYS_FLASH_BASE;
York Sun9d045682014-06-24 21:16:20 -0700199 int flash_esel = find_tlb_idx((void *)flashbase, 1);
Kumar Gala9490a7f2008-07-25 13:31:05 -0500200
201 /*
202 * Remap Boot flash + PROMJET region to caching-inhibited
203 * so that flash can be erased properly.
204 */
205
Kumar Gala7c0d4a72008-09-22 14:11:11 -0500206 /* Flush d-cache and invalidate i-cache of any FLASH data */
Wolfgang Denk3cbd8232008-11-02 16:14:22 +0100207 flush_dcache();
208 invalidate_icache();
Kumar Gala9490a7f2008-07-25 13:31:05 -0500209
York Sun9d045682014-06-24 21:16:20 -0700210 if (flash_esel == -1) {
211 /* very unlikely unless something is messed up */
212 puts("Error: Could not find TLB for FLASH BASE\n");
213 flash_esel = 1; /* give our best effort to continue */
214 } else {
215 /* invalidate existing TLB entry for flash + promjet */
216 disable_tlb(flash_esel);
217 }
Kumar Gala9490a7f2008-07-25 13:31:05 -0500218
Kumar Galac953ddf2008-12-02 14:19:34 -0600219 set_tlb(1, flashbase, CONFIG_SYS_FLASH_BASE_PHYS, /* tlb, epn, rpn */
Kumar Gala9490a7f2008-07-25 13:31:05 -0500220 MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, /* perms, wimge */
221 0, flash_esel, BOOKE_PAGESZ_256M, 1); /* ts, esel, tsize, iprot */
222
223 return 0;
224}
225
Jason Jin2e26d832008-10-10 11:41:00 +0800226int board_eth_init(bd_t *bis)
227{
228#ifdef CONFIG_TSEC_ENET
Andy Fleming063c1262011-04-08 02:10:54 -0500229 struct fsl_pq_mdio_info mdio_info;
Jason Jin2e26d832008-10-10 11:41:00 +0800230 struct tsec_info_struct tsec_info[2];
Jason Jin2e26d832008-10-10 11:41:00 +0800231 int num = 0;
Jason Jin2e26d832008-10-10 11:41:00 +0800232
233#ifdef CONFIG_TSEC1
234 SET_STD_TSEC_INFO(tsec_info[num], 1);
Kumar Gala058d7dc2010-12-16 14:28:06 -0600235 if (is_serdes_configured(SGMII_TSEC1)) {
236 puts("eTSEC1 is in sgmii mode.\n");
Jason Jin2e26d832008-10-10 11:41:00 +0800237 tsec_info[num].phyaddr = 0;
238 tsec_info[num].flags |= TSEC_SGMII;
239 }
240 num++;
241#endif
242#ifdef CONFIG_TSEC3
243 SET_STD_TSEC_INFO(tsec_info[num], 3);
Kumar Gala058d7dc2010-12-16 14:28:06 -0600244 if (is_serdes_configured(SGMII_TSEC3)) {
245 puts("eTSEC3 is in sgmii mode.\n");
Jason Jin2e26d832008-10-10 11:41:00 +0800246 tsec_info[num].phyaddr = 1;
247 tsec_info[num].flags |= TSEC_SGMII;
248 }
249 num++;
250#endif
251
252 if (!num) {
253 printf("No TSECs initialized\n");
254 return 0;
255 }
256
Andy Flemingfeede8b2008-12-05 20:10:22 -0600257#ifdef CONFIG_FSL_SGMII_RISER
Kumar Gala058d7dc2010-12-16 14:28:06 -0600258 if (is_serdes_configured(SGMII_TSEC1) ||
259 is_serdes_configured(SGMII_TSEC3)) {
Jason Jin2e26d832008-10-10 11:41:00 +0800260 fsl_sgmii_riser_init(tsec_info, num);
Kumar Gala058d7dc2010-12-16 14:28:06 -0600261 }
Andy Flemingfeede8b2008-12-05 20:10:22 -0600262#endif
Jason Jin2e26d832008-10-10 11:41:00 +0800263
Andy Fleming063c1262011-04-08 02:10:54 -0500264 mdio_info.regs = (struct tsec_mii_mng *)CONFIG_SYS_MDIO_BASE_ADDR;
265 mdio_info.name = DEFAULT_MII_NAME;
266 fsl_pq_mdio_init(bis, &mdio_info);
267
Jason Jin2e26d832008-10-10 11:41:00 +0800268 tsec_eth_init(bis, tsec_info, num);
269#endif
270 return pci_eth_init(bis);
271}
272
Kumar Gala9490a7f2008-07-25 13:31:05 -0500273#if defined(CONFIG_OF_BOARD_SETUP)
Kumar Gala2dba0de2008-10-21 08:28:33 -0500274void ft_board_setup(void *blob, bd_t *bd)
275{
Kumar Gala9490a7f2008-07-25 13:31:05 -0500276 ft_cpu_setup(blob, bd);
277
Kumar Gala6525d512010-07-08 22:37:44 -0500278 FT_FSL_PCI_SETUP;
279
Andy Flemingfeede8b2008-12-05 20:10:22 -0600280#ifdef CONFIG_FSL_SGMII_RISER
281 fsl_sgmii_riser_fdt_fixup(blob);
282#endif
ramneek mehresh3d7506f2012-04-18 19:39:53 +0000283
284#ifdef CONFIG_HAS_FSL_MPH_USB
285 fdt_fixup_dr_usb(blob, bd);
286#endif
287
Kumar Gala9490a7f2008-07-25 13:31:05 -0500288}
289#endif