blob: bfb478a86888f618857cb517cbe6d50368d6c4bb [file] [log] [blame]
wdenk56523f12004-07-11 17:40:54 +00001/*
wdenk8f0b7cb2005-03-27 23:41:39 +00002 * (C) Copyright 2003-2005
wdenk56523f12004-07-11 17:40:54 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denk45a212c2006-07-19 17:52:30 +02005 * (C) Copyright 2004-2006
wdenk56523f12004-07-11 17:40:54 +00006 * Martin Krause, TQ-Systems GmbH, martin.krause@tqs.de
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
wdenk56523f12004-07-11 17:40:54 +000030/*
31 * High Level Configuration Options
32 * (easy to change)
33 */
34
Wolfgang Denk5078cce2006-07-21 11:16:34 +020035#define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */
36#define CONFIG_MPC5200 1 /* (more precisely an MPC5200 CPU) */
37#define CONFIG_TQM5200 1 /* ... on TQM5200 module */
38#undef CONFIG_TQM5200_REV100 /* define for revision 100 modules */
wdenk56523f12004-07-11 17:40:54 +000039
Wolfgang Denk5196a7a2006-08-18 23:27:33 +020040/* On a Cameron or on a FO300 board or ... */
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020041#if !defined(CONFIG_CAM5200) && !defined(CONFIG_FO300)
Wolfgang Denk5078cce2006-07-21 11:16:34 +020042#define CONFIG_STK52XX 1 /* ... on a STK52XX board */
43#endif
wdenk56523f12004-07-11 17:40:54 +000044
Wolfgang Denk5078cce2006-07-21 11:16:34 +020045#define CFG_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */
wdenk56523f12004-07-11 17:40:54 +000046
Wolfgang Denk1636d1c2007-06-22 23:59:00 +020047#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
Wolfgang Denk5078cce2006-07-21 11:16:34 +020048#define BOOTFLAG_WARM 0x02 /* Software reboot */
49
Becky Bruce31d82672008-05-08 19:02:12 -050050#define CONFIG_HIGH_BATS 1 /* High BATs supported */
51
wdenk56523f12004-07-11 17:40:54 +000052/*
53 * Serial console configuration
54 */
Wolfgang Denk5078cce2006-07-21 11:16:34 +020055#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
56#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
wdenk56523f12004-07-11 17:40:54 +000057#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
58
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020059#ifdef CONFIG_FO300
60#define CFG_DEVICE_NULLDEV 1 /* enable null device */
61#define CONFIG_SILENT_CONSOLE 1 /* enable silent startup */
62#define CONFIG_BOARD_EARLY_INIT_F 1 /* used to detect S1 switch position */
Bartlomiej Siekaddde6b72006-08-22 10:38:18 +020063#define CONFIG_USB_BIN_FIXUP 1 /* for a buggy USB device */
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020064#if 0
65#define FO300_SILENT_CONSOLE_WHEN_S1_CLOSED 1 /* silent console on PSC1 when S1 */
66 /* switch is closed */
67#endif
68
69#undef FO300_SILENT_CONSOLE_WHEN_S1_CLOSED /* silent console on PSC1 when S1 */
70 /* switch is open */
Wolfgang Denk5196a7a2006-08-18 23:27:33 +020071#endif /* CONFIG_FO300 */
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020072
wdenk7e6bf352004-12-12 22:06:17 +000073#ifdef CONFIG_STK52XX
74#define CONFIG_PS2KBD /* AT-PS/2 Keyboard */
75#define CONFIG_PS2MULT /* .. on PS/2 Multiplexer */
76#define CONFIG_PS2SERIAL 6 /* .. on PSC6 */
77#define CONFIG_PS2MULT_DELAY (CFG_HZ/2) /* Initial delay */
78#define CONFIG_BOARD_EARLY_INIT_R
79#endif /* CONFIG_STK52XX */
wdenk56523f12004-07-11 17:40:54 +000080
wdenk56523f12004-07-11 17:40:54 +000081/*
82 * PCI Mapping:
83 * 0x40000000 - 0x4fffffff - PCI Memory
84 * 0x50000000 - 0x50ffffff - PCI IO Space
85 */
wdenk7e6bf352004-12-12 22:06:17 +000086#ifdef CONFIG_STK52XX
87#define CONFIG_PCI 1
wdenk56523f12004-07-11 17:40:54 +000088#define CONFIG_PCI_PNP 1
wdenk31a64922004-08-28 21:09:14 +000089/* #define CONFIG_PCI_SCAN_SHOW 1 */
wdenk56523f12004-07-11 17:40:54 +000090
91#define CONFIG_PCI_MEM_BUS 0x40000000
92#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
93#define CONFIG_PCI_MEM_SIZE 0x10000000
94
95#define CONFIG_PCI_IO_BUS 0x50000000
96#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
97#define CONFIG_PCI_IO_SIZE 0x01000000
98
99#define CONFIG_NET_MULTI 1
Wolfgang Denkcd65a3d2006-06-16 16:11:34 +0200100#define CONFIG_EEPRO100 1
wdenk56523f12004-07-11 17:40:54 +0000101#define CFG_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */
102#define CONFIG_NS8382X 1
wdenk83e40ba2005-03-31 18:42:15 +0000103#endif /* CONFIG_STK52XX */
wdenk56523f12004-07-11 17:40:54 +0000104
wdenk8f0b7cb2005-03-27 23:41:39 +0000105/*
106 * Video console
107 */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200108#ifndef CONFIG_TQM5200S /* No graphics controller on TQM5200S */
wdenk8f0b7cb2005-03-27 23:41:39 +0000109#define CONFIG_VIDEO
110#define CONFIG_VIDEO_SM501
111#define CONFIG_VIDEO_SM501_32BPP
112#define CONFIG_CFB_CONSOLE
113#define CONFIG_VIDEO_LOGO
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200114
115#ifndef CONFIG_FO300
wdenk8f0b7cb2005-03-27 23:41:39 +0000116#define CONFIG_CONSOLE_EXTRA_INFO
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200117#else
118#define CONFIG_VIDEO_BMP_LOGO
119#endif
120
121#define CONFIG_VGA_AS_SINGLE_DEVICE
wdenk8f0b7cb2005-03-27 23:41:39 +0000122#define CONFIG_VIDEO_SW_CURSOR
123#define CONFIG_SPLASH_SCREEN
wdenk83e40ba2005-03-31 18:42:15 +0000124#define CFG_CONSOLE_IS_IN_ENV
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200125#endif /* #ifndef CONFIG_TQM5200S */
wdenk56523f12004-07-11 17:40:54 +0000126
wdenk56523f12004-07-11 17:40:54 +0000127
128/* Partitions */
wdenk89c02e22005-03-16 16:32:26 +0000129#define CONFIG_MAC_PARTITION
wdenk56523f12004-07-11 17:40:54 +0000130#define CONFIG_DOS_PARTITION
wdenk8f0b7cb2005-03-27 23:41:39 +0000131#define CONFIG_ISO_PARTITION
wdenk56523f12004-07-11 17:40:54 +0000132
133/* USB */
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200134#if defined(CONFIG_STK52XX) || defined(CONFIG_FO300)
Markus Klotzbuecher7b59b3c2006-11-27 11:44:58 +0100135#define CONFIG_USB_OHCI_NEW
Markus Klotzbücher32d6f1b1988-01-05 08:17:15 +0100136#define CFG_OHCI_BE_CONTROLLER
wdenk56523f12004-07-11 17:40:54 +0000137#define CONFIG_USB_STORAGE
Wolfgang Denkafaac862007-08-12 14:27:39 +0200138#define CONFIG_CMD_FAT
139#define CONFIG_CMD_USB
Markus Klotzbuecher53e336e2006-11-27 11:43:09 +0100140
141#undef CFG_USB_OHCI_BOARD_INIT
142#define CFG_USB_OHCI_CPU_INIT
143#define CFG_USB_OHCI_REGS_BASE MPC5XXX_USB
144#define CFG_USB_OHCI_SLOT_NAME "mpc5200"
145#define CFG_USB_OHCI_MAX_ROOT_PORTS 15
146
wdenk56523f12004-07-11 17:40:54 +0000147#endif
148
Wolfgang Denk135ae002006-07-22 01:20:03 +0200149#ifndef CONFIG_CAM5200
wdenk56523f12004-07-11 17:40:54 +0000150/* POST support */
151#define CONFIG_POST (CFG_POST_MEMORY | \
152 CFG_POST_CPU | \
153 CFG_POST_I2C)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200154#endif
wdenk56523f12004-07-11 17:40:54 +0000155
156#ifdef CONFIG_POST
wdenk56523f12004-07-11 17:40:54 +0000157/* preserve space for the post_word at end of on-chip SRAM */
158#define MPC5XXX_SRAM_POST_SIZE MPC5XXX_SRAM_SIZE-4
wdenk56523f12004-07-11 17:40:54 +0000159#endif
160
wdenk56523f12004-07-11 17:40:54 +0000161
162/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500163 * BOOTP options
wdenk56523f12004-07-11 17:40:54 +0000164 */
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500165#define CONFIG_BOOTP_BOOTFILESIZE
166#define CONFIG_BOOTP_BOOTPATH
167#define CONFIG_BOOTP_GATEWAY
168#define CONFIG_BOOTP_HOSTNAME
wdenk56523f12004-07-11 17:40:54 +0000169
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500170
171/*
Jon Loeliger26946902007-07-04 22:30:50 -0500172 * Command line configuration.
wdenk56523f12004-07-11 17:40:54 +0000173 */
Jon Loeliger26946902007-07-04 22:30:50 -0500174#include <config_cmd_default.h>
wdenk56523f12004-07-11 17:40:54 +0000175
Jon Loeliger26946902007-07-04 22:30:50 -0500176#define CONFIG_CMD_ASKENV
177#define CONFIG_CMD_DATE
178#define CONFIG_CMD_DHCP
179#define CONFIG_CMD_EEPROM
180#define CONFIG_CMD_I2C
181#define CONFIG_CMD_JFFS2
182#define CONFIG_CMD_MII
183#define CONFIG_CMD_NFS
184#define CONFIG_CMD_PING
Jon Loeliger26946902007-07-04 22:30:50 -0500185#define CONFIG_CMD_REGINFO
186#define CONFIG_CMD_SNTP
187#define CONFIG_CMD_BSP
188
189#ifdef CONFIG_VIDEO
190 #define CONFIG_CMD_BMP
191#endif
192
193#ifdef CONFIG_PCI
Marian Balakowicz2b2a5872007-10-05 10:40:54 +0200194#define CONFIG_CMD_PCI
TsiChung Liewf33fca22008-03-30 01:19:06 -0500195#define CONFIG_PCIAUTO_SKIP_HOST_BRIDGE 1
Jon Loeliger26946902007-07-04 22:30:50 -0500196#endif
197
198#if defined(CONFIG_MINIFAP) || defined(CONFIG_STK52XX) || defined(CONFIG_FO300)
199 #define CONFIG_CMD_IDE
200 #define CONFIG_CMD_FAT
201 #define CONFIG_CMD_EXT2
202#endif
203
204#if defined(CONFIG_STK52XX) || defined(CONFIG_FO300)
205 #define CONFIG_CFG_USB
206 #define CONFIG_CFG_FAT
207#endif
208
Jon Loeligeraf075ee2007-07-08 17:02:01 -0500209#ifdef CONFIG_POST
210 #define CONFIG_CMD_DIAG
211#endif
212
wdenk56523f12004-07-11 17:40:54 +0000213
wdenk151ab832005-02-24 22:44:16 +0000214#define CONFIG_TIMESTAMP /* display image timestamps */
215
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200216#if (TEXT_BASE != 0xFFF00000)
217# define CFG_LOWBOOT 1 /* Boot low */
wdenk56523f12004-07-11 17:40:54 +0000218#endif
219
220/*
221 * Autobooting
222 */
223#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
224
wdenk81050922004-07-11 20:04:51 +0000225#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk4c4aca82006-07-26 10:33:37 +0200226 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
wdenk56523f12004-07-11 17:40:54 +0000227 "echo"
228
229#undef CONFIG_BOOTARGS
230
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100231#if defined(CONFIG_TQM5200_B) && !defined(CFG_LOWBOOT)
232# define ENV_UPDT \
233 "update=protect off FFF00000 +${filesize};" \
234 "erase FFF00000 +${filesize};" \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200235 "cp.b 200000 FFF00000 ${filesize};" \
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100236 "protect on FFF00000 +${filesize}\0"
237#else /* default lowboot configuration */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200238# define ENV_UPDT \
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100239 "update=protect off FC000000 +${filesize};" \
240 "erase FC000000 +${filesize};" \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200241 "cp.b 200000 FC000000 ${filesize};" \
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100242 "protect on FC000000 +${filesize}\0"
243#endif
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200244
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200245#if defined(CONFIG_TQM5200)
Reinhard Thies6abaee42007-01-10 14:41:14 +0100246#define CUSTOM_ENV_SETTINGS \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200247 "hostname=tqm5200\0" \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100248 "bootfile=/tftpboot/tqm5200/uImage\0" \
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200249 "fdt_file=/tftpboot/tqm5200/tqm5200.dtb\0" \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100250 "u-boot=/tftpboot/tqm5200/u-boot.bin\0"
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200251#elif defined(CONFIG_CAM5200)
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200252#define CUSTOM_ENV_SETTINGS \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100253 "bootfile=cam5200/uImage\0" \
254 "u-boot=cam5200/u-boot.bin\0" \
255 "setup=tftp 200000 cam5200/setup.img; autoscr 200000\0"
256#endif
257
Martin Krausea5cc5552008-03-19 14:25:14 +0100258#if defined(CONFIG_TQM5200_B)
259#define ENV_FLASH_LAYOUT \
260 "fdt_addr=FC100000\0" \
261 "kernel_addr=FC140000\0" \
262 "ramdisk_addr=FC600000\0"
263#else /* !CONFIG_TQM5200_B */
264#define ENV_FLASH_LAYOUT \
265 "fdt_addr=FC0A0000\0" \
266 "kernel_addr=FC0C0000\0" \
267 "ramdisk_addr=FC300000\0"
268#endif
269
wdenk81050922004-07-11 20:04:51 +0000270#define CONFIG_EXTRA_ENV_SETTINGS \
wdenk56523f12004-07-11 17:40:54 +0000271 "netdev=eth0\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200272 "console=ttyPSC0\0" \
Martin Krausea5cc5552008-03-19 14:25:14 +0100273 ENV_FLASH_LAYOUT \
Bartlomiej Siekad78791a2007-10-25 17:20:01 +0200274 "kernel_addr_r=400000\0" \
275 "fdt_addr_r=600000\0" \
wdenk89c02e22005-03-16 16:32:26 +0000276 "rootpath=/opt/eldk/ppc_6xx\0" \
277 "ramargs=setenv bootargs root=/dev/ram rw\0" \
wdenk56523f12004-07-11 17:40:54 +0000278 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100279 "nfsroot=${serverip}:${rootpath}\0" \
280 "addip=setenv bootargs ${bootargs} " \
281 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
282 ":${hostname}:${netdev}:off panic=1\0" \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200283 "addcons=setenv bootargs ${bootargs} " \
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200284 "console=${console},${baudrate}\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200285 "flash_self_old=sete console ttyS0; run ramargs addip addcons;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100286 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200287 "flash_self=run ramargs addip addcons;" \
288 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
289 "flash_nfs_old=sete console ttyS0; run nfsargs addip addcons;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100290 "bootm ${kernel_addr}\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200291 "flash_nfs=run nfsargs addip addcons;" \
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200292 "bootm ${kernel_addr} - ${fdt_addr}\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200293 "net_nfs_old=tftp ${kernel_addr_r} ${bootfile};" \
294 "sete console ttyS0; run nfsargs addip addcons;bootm\0" \
295 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
296 "tftp ${fdt_addr_r} ${fdt_file}; " \
297 "run nfsargs addip addcons; " \
298 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100299 CUSTOM_ENV_SETTINGS \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200300 "load=tftp 200000 ${u-boot}\0" \
301 ENV_UPDT \
wdenk56523f12004-07-11 17:40:54 +0000302 ""
wdenk56523f12004-07-11 17:40:54 +0000303
304#define CONFIG_BOOTCOMMAND "run net_nfs"
305
306/*
307 * IPB Bus clocking configuration.
308 */
Bartlomiej Siekac99512d2007-05-27 16:53:43 +0200309#define CFG_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
wdenk56523f12004-07-11 17:40:54 +0000310
Bartlomiej Siekac99512d2007-05-27 16:53:43 +0200311#if defined(CFG_IPBCLK_EQUALS_XLBCLK) && !defined(CONFIG_CAM5200)
wdenk56523f12004-07-11 17:40:54 +0000312/*
313 * PCI Bus clocking configuration
314 *
315 * Actually a PCI Clock of 66 MHz is only set (in cpu_init.c) if
Bartlomiej Siekac99512d2007-05-27 16:53:43 +0200316 * CFG_IPBCLK_EQUALS_XLBCLK is defined. This is because a PCI Clock of
317 * 66 MHz yet hasn't been tested with a IPB Bus Clock of 66 MHz.
wdenk56523f12004-07-11 17:40:54 +0000318 */
Bartlomiej Siekac99512d2007-05-27 16:53:43 +0200319#define CFG_PCICLK_EQUALS_IPBCLK_DIV2 /* define for 66MHz speed */
wdenk56523f12004-07-11 17:40:54 +0000320#endif
321
322/*
323 * I2C configuration
324 */
325#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
wdenk8f0b7cb2005-03-27 23:41:39 +0000326#ifdef CONFIG_TQM5200_REV100
327#define CFG_I2C_MODULE 1 /* Select I2C module #1 for rev. 100 board */
wdenk56523f12004-07-11 17:40:54 +0000328#else
wdenk8f0b7cb2005-03-27 23:41:39 +0000329#define CFG_I2C_MODULE 2 /* Select I2C module #2 for all other revs */
wdenk56523f12004-07-11 17:40:54 +0000330#endif
331
332/*
333 * I2C clock frequency
334 *
335 * Please notice, that the resulting clock frequency could differ from the
336 * configured value. This is because the I2C clock is derived from system
337 * clock over a frequency divider with only a few divider values. U-boot
338 * calculates the best approximation for CFG_I2C_SPEED. However the calculated
339 * approximation allways lies below the configured value, never above.
340 */
341#define CFG_I2C_SPEED 100000 /* 100 kHz */
342#define CFG_I2C_SLAVE 0x7F
343
344/*
345 * EEPROM configuration for onboard EEPROM M24C32 (M24C64 should work
346 * also). For other EEPROMs configuration should be verified. On Mini-FAP the
347 * EEPROM (24C64) is on the same I2C address (but on other I2C bus), so the
348 * same configuration could be used.
349 */
350#define CFG_I2C_EEPROM_ADDR 0x50 /* 1010000x */
351#define CFG_I2C_EEPROM_ADDR_LEN 2
352#define CFG_EEPROM_PAGE_WRITE_BITS 5 /* =32 Bytes per write */
353#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 20
354
355/*
356 * HW-Monitor configuration on Mini-FAP
357 */
358#if defined (CONFIG_MINIFAP)
359#define CFG_I2C_HWMON_ADDR 0x2C
360#endif
361
362/* List of I2C addresses to be verified by POST */
wdenk56523f12004-07-11 17:40:54 +0000363#if defined (CONFIG_MINIFAP)
364#undef I2C_ADDR_LIST
365#define I2C_ADDR_LIST { CFG_I2C_EEPROM_ADDR, \
366 CFG_I2C_HWMON_ADDR, \
367 CFG_I2C_SLAVE }
368#endif
369
370/*
371 * Flash configuration
372 */
Wolfgang Denk978b1092006-07-19 18:01:38 +0200373#define CFG_FLASH_BASE 0xFC000000
wdenk56523f12004-07-11 17:40:54 +0000374
Marian Balakowiczd9384de2007-01-10 00:26:15 +0100375#if defined(CONFIG_CAM5200) && defined(CONFIG_CAM5200_NIOSFLASH)
Marian Balakowicz72997122006-10-03 20:28:38 +0200376#define CFG_MAX_FLASH_BANKS 2 /* max num of flash banks
377 (= chip selects) */
378#define CFG_FLASH_WORD_SIZE unsigned int /* main flash device with */
379#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
380#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
381
382#define CFG_FLASH_ADDR0 0x555
383#define CFG_FLASH_ADDR1 0x2AA
384#define CFG_FLASH_2ND_16BIT_DEV 1 /* NIOS flash is a 16bit device */
385#define CFG_MAX_FLASH_SECT 128
Marian Balakowiczd9384de2007-01-10 00:26:15 +0100386#else
387/* use CFI flash driver */
388#define CFG_FLASH_CFI 1 /* Flash is CFI conformant */
389#define CFG_FLASH_CFI_DRIVER 1 /* Use the common driver */
390#define CFG_FLASH_BANKS_LIST { CFG_BOOTCS_START }
391#define CFG_MAX_FLASH_BANKS 1 /* max num of flash banks
392 (= chip selects) */
393#define CFG_MAX_FLASH_SECT 512 /* max num of sects on one chip */
394#endif
Marian Balakowicz72997122006-10-03 20:28:38 +0200395
wdenk7e6bf352004-12-12 22:06:17 +0000396#define CFG_FLASH_EMPTY_INFO
wdenk8f0b7cb2005-03-27 23:41:39 +0000397#define CFG_FLASH_SIZE 0x04000000 /* 64 MByte */
Wolfgang Denkf3e06df2006-07-18 17:44:19 +0200398#define CFG_FLASH_USE_BUFFER_WRITE 1
wdenk56523f12004-07-11 17:40:54 +0000399
Wolfgang Denk135ae002006-07-22 01:20:03 +0200400#if defined (CONFIG_CAM5200)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200401# define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x00040000)
402#elif defined(CONFIG_TQM5200_B)
403# define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x00080000)
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200404#else
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200405# define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x00060000)
406#endif
407
Wolfgang Denkd534f5c2005-08-23 22:27:41 +0200408/* Dynamic MTD partition support */
409#define CONFIG_JFFS2_CMDLINE
410#define MTDIDS_DEFAULT "nor0=TQM5200-0"
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200411
412#ifdef CONFIG_STK52XX
413# if defined(CONFIG_TQM5200_B)
414# if defined(CFG_LOWBOOT)
415# define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:1m(firmware)," \
Martin Krausea5cc5552008-03-19 14:25:14 +0100416 "256k(dtb)," \
417 "2304k(kernel)," \
418 "2560k(small-fs)," \
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200419 "2m(initrd)," \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200420 "8m(misc)," \
421 "16m(big-fs)"
422# else /* highboot */
423# define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:2560k(kernel)," \
424 "3584k(small-fs)," \
425 "2m(initrd)," \
426 "8m(misc)," \
427 "15m(big-fs)," \
428 "1m(firmware)"
429# endif /* CFG_LOWBOOT */
430# else /* !CONFIG_TQM5200_B */
431# define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:640k(firmware)," \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200432 "128k(dtb)," \
433 "2304k(kernel)," \
Wolfgang Denkd534f5c2005-08-23 22:27:41 +0200434 "2m(initrd)," \
435 "4m(small-fs)," \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200436 "8m(misc)," \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200437 "15m(big-fs)"
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200438# endif /* CONFIG_TQM5200_B */
Wolfgang Denk135ae002006-07-22 01:20:03 +0200439#elif defined (CONFIG_CAM5200)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200440# define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:768k(firmware)," \
441 "1792k(kernel)," \
Marian Balakowicz72997122006-10-03 20:28:38 +0200442 "5632k(rootfs)," \
443 "24m(home)"
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200444#elif defined (CONFIG_FO300)
445# define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:640k(firmware)," \
446 "1408k(kernel)," \
447 "2m(initrd)," \
448 "4m(small-fs)," \
449 "8m(misc)," \
450 "16m(big-fs)"
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200451#else
452# error "Unknown Carrier Board"
453#endif /* CONFIG_STK52XX */
wdenk56523f12004-07-11 17:40:54 +0000454
455/*
456 * Environment settings
457 */
458#define CFG_ENV_IS_IN_FLASH 1
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200459#define CFG_ENV_SIZE 0x4000 /* 16 k - keep small for fast booting */
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100460#if defined(CONFIG_TQM5200_B) || defined (CONFIG_CAM5200)
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200461#define CFG_ENV_SECT_SIZE 0x40000
462#else
wdenk56523f12004-07-11 17:40:54 +0000463#define CFG_ENV_SECT_SIZE 0x20000
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200464#endif /* CONFIG_TQM5200_B */
wdenk89c02e22005-03-16 16:32:26 +0000465#define CFG_ENV_ADDR_REDUND (CFG_ENV_ADDR + CFG_ENV_SECT_SIZE)
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200466#define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)
wdenk56523f12004-07-11 17:40:54 +0000467
468/*
469 * Memory map
470 */
471#define CFG_MBAR 0xF0000000
472#define CFG_SDRAM_BASE 0x00000000
473#define CFG_DEFAULT_MBAR 0x80000000
474
475/* Use ON-Chip SRAM until RAM will be available */
476#define CFG_INIT_RAM_ADDR MPC5XXX_SRAM
477#ifdef CONFIG_POST
478/* preserve space for the post_word at end of on-chip SRAM */
479#define CFG_INIT_RAM_END MPC5XXX_SRAM_POST_SIZE
480#else
481#define CFG_INIT_RAM_END MPC5XXX_SRAM_SIZE
482#endif
483
484
485#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
486#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
487#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
488
wdenk89c02e22005-03-16 16:32:26 +0000489#define CFG_MONITOR_BASE TEXT_BASE
wdenk56523f12004-07-11 17:40:54 +0000490#if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
491# define CFG_RAMBOOT 1
492#endif
493
Wolfgang Denk135ae002006-07-22 01:20:03 +0200494#if defined (CONFIG_CAM5200)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200495# define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
496#elif defined(CONFIG_TQM5200_B)
497# define CFG_MONITOR_LEN (512 << 10) /* Reserve 512 kB for Monitor */
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200498#else
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200499# define CFG_MONITOR_LEN (384 << 10) /* Reserve 384 kB for Monitor */
500#endif
501
502#define CFG_MALLOC_LEN (1024 << 10) /* Reserve 1024 kB for malloc() */
wdenk56523f12004-07-11 17:40:54 +0000503#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
504
505/*
506 * Ethernet configuration
507 */
508#define CONFIG_MPC5xxx_FEC 1
509/*
510 * Define CONFIG_FEC_10MBIT to force FEC at 10Mb
511 */
512/* #define CONFIG_FEC_10MBIT 1 */
513#define CONFIG_PHY_ADDR 0x00
514
515/*
516 * GPIO configuration
517 *
Marian Balakowicz72997122006-10-03 20:28:38 +0200518 * use CS1: Bit 0 (mask: 0x80000000):
519 * 1 -> Pin gpio_wkup_6 as second SDRAM chip select (mem_cs1).
wdenk56523f12004-07-11 17:40:54 +0000520 * use ALT CAN position: Bits 2-3 (mask: 0x30000000):
Marian Balakowicz72997122006-10-03 20:28:38 +0200521 * 00 -> No Alternatives, CAN1/2 on PSC2 according to PSC2 setting.
522 * SPI on PSC3 according to PSC3 setting. Use for CAM5200.
523 * 01 -> CAN1 on I2C1, CAN2 on Tmr0/1.
524 * Use for REV200 STK52XX boards and FO300 boards. Do not use
525 * with REV100 modules (because, there I2C1 is used as I2C bus).
526 * use ATA: Bits 6-7 (mask 0x03000000):
527 * 00 -> No ATA chip selects, csb_4/5 used as normal chip selects.
528 * Use for CAM5200 board.
529 * 01 -> ATA cs0/1 on csb_4/5. Use for the remaining boards.
530 * use PSC6: Bits 9-11 (mask 0x00700000):
531 * 000 -> use PSC6_0 to PSC6_3 as GPIO, PSC6 could not be used as
532 * UART, CODEC or IrDA.
533 * GPIO on PSC6_3 is used in post_hotkeys_pressed() to
534 * enable extended POST tests.
535 * Use for MINI-FAP and TQM5200_IB boards.
536 * 101 -> use PSC6 as UART. Pins PSC6_0 to PSC6_3 are used.
537 * Extended POST test is not available.
538 * Use for STK52xx, FO300 and CAM5200 boards.
539 * use PCI_DIS: Bit 16 (mask 0x00008000):
540 * 1 -> disable PCI controller (on CAM5200 board).
541 * use USB: Bits 18-19 (mask 0x00003000):
542 * 10 -> two UARTs (on FO300 and CAM5200).
543 * use PSC3: Bits 20-23 (mask: 0x00000f00):
544 * 0000 -> All PSC3 pins are GPIOs.
545 * 1100 -> UART/SPI (on FO300 board).
546 * 0100 -> UART (on CAM5200 board).
547 * use PSC2: Bits 25:27 (mask: 0x00000030):
548 * 000 -> All PSC2 pins are GPIOs.
549 * 100 -> UART (on CAM5200 board).
550 * 001 -> CAN1/2 on PSC2 pins.
551 * Use for REV100 STK52xx boards
552 * 01x -> Use AC97 (on FO300 board).
553 * use PSC1: Bits 29-31 (mask: 0x00000007):
554 * 100 -> UART (on all boards).
wdenk56523f12004-07-11 17:40:54 +0000555 */
556#if defined (CONFIG_MINIFAP)
wdenk8f0b7cb2005-03-27 23:41:39 +0000557# define CFG_GPS_PORT_CONFIG 0x91000004
wdenk7e6bf352004-12-12 22:06:17 +0000558#elif defined (CONFIG_STK52XX)
wdenk83e40ba2005-03-31 18:42:15 +0000559# if defined (CONFIG_STK52XX_REV100)
560# define CFG_GPS_PORT_CONFIG 0x81500014
561# else /* STK52xx REV200 and above */
562# if defined (CONFIG_TQM5200_REV100)
563# error TQM5200 REV100 not supported on STK52XX REV200 or above
564# else/* TQM5200 REV200 and above */
Martin Krauseb31f6432007-10-22 16:45:53 +0200565# define CFG_GPS_PORT_CONFIG 0x91500404
wdenk83e40ba2005-03-31 18:42:15 +0000566# endif
wdenk8f0b7cb2005-03-27 23:41:39 +0000567# endif
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200568#elif defined (CONFIG_FO300)
569# define CFG_GPS_PORT_CONFIG 0x91502c24
Marian Balakowicz72997122006-10-03 20:28:38 +0200570#elif defined (CONFIG_CAM5200)
571# define CFG_GPS_PORT_CONFIG 0x8050A444
wdenk83e40ba2005-03-31 18:42:15 +0000572#else /* TMQ5200 Inbetriebnahme-Board */
wdenk8f0b7cb2005-03-27 23:41:39 +0000573# define CFG_GPS_PORT_CONFIG 0x81000004
wdenk56523f12004-07-11 17:40:54 +0000574#endif
575
576/*
577 * RTC configuration
578 */
Wolfgang Denk4f562f12005-08-18 11:51:12 +0200579#if defined (CONFIG_STK52XX) && !defined (CONFIG_STK52XX_REV100)
580# define CONFIG_RTC_M41T11 1
581# define CFG_I2C_RTC_ADDR 0x68
Wolfgang Denkedd0b502006-07-19 14:44:03 +0200582# define CFG_M41T11_BASE_YEAR 1900 /* because Linux uses the same base
583 year */
Wolfgang Denk4f562f12005-08-18 11:51:12 +0200584#else
585# define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
586#endif
wdenk56523f12004-07-11 17:40:54 +0000587
588/*
589 * Miscellaneous configurable options
590 */
591#define CFG_LONGHELP /* undef to save memory */
592#define CFG_PROMPT "=> " /* Monitor Command Prompt */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200593
Wolfgang Denk2751a952006-10-28 02:29:14 +0200594#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200595#define CFG_HUSH_PARSER 1 /* use "hush" command parser */
596#define CFG_PROMPT_HUSH_PS2 "> "
597
Jon Loeliger26946902007-07-04 22:30:50 -0500598#define CFG_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
599#if defined(CONFIG_CMD_KGDB)
600#define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
601#endif
602
603#if defined(CONFIG_CMD_KGDB)
wdenk56523f12004-07-11 17:40:54 +0000604#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
605#else
606#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
607#endif
608#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
609#define CFG_MAXARGS 16 /* max number of command args */
610#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
611
612/* Enable an alternate, more extensive memory test */
613#define CFG_ALT_MEMTEST
614
615#define CFG_MEMTEST_START 0x00100000 /* memtest works on */
616#define CFG_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
617
618#define CFG_LOAD_ADDR 0x100000 /* default load address */
619
620#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
621
622/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500623 * Enable loopw command.
wdenk56523f12004-07-11 17:40:54 +0000624 */
625#define CONFIG_LOOPW
626
627/*
628 * Various low-level settings
629 */
630#if defined(CONFIG_MPC5200)
631#define CFG_HID0_INIT HID0_ICE | HID0_ICFI
632#define CFG_HID0_FINAL HID0_ICE
633#else
634#define CFG_HID0_INIT 0
635#define CFG_HID0_FINAL 0
636#endif
637
638#define CFG_BOOTCS_START CFG_FLASH_BASE
639#define CFG_BOOTCS_SIZE CFG_FLASH_SIZE
Bartlomiej Siekac99512d2007-05-27 16:53:43 +0200640#ifdef CFG_PCICLK_EQUALS_IPBCLK_DIV2
wdenk56523f12004-07-11 17:40:54 +0000641#define CFG_BOOTCS_CFG 0x0008DF30 /* for pci_clk = 66 MHz */
642#else
643#define CFG_BOOTCS_CFG 0x0004DF30 /* for pci_clk = 33 MHz */
644#endif
645#define CFG_CS0_START CFG_FLASH_BASE
646#define CFG_CS0_SIZE CFG_FLASH_SIZE
647
wdenk7e6bf352004-12-12 22:06:17 +0000648#define CONFIG_LAST_STAGE_INIT
wdenk7e6bf352004-12-12 22:06:17 +0000649
wdenk56523f12004-07-11 17:40:54 +0000650/*
651 * SRAM - Do not map below 2 GB in address space, because this area is used
652 * for SDRAM autosizing.
653 */
wdenk56523f12004-07-11 17:40:54 +0000654#define CFG_CS2_START 0xE5000000
wdenk7e6bf352004-12-12 22:06:17 +0000655#define CFG_CS2_SIZE 0x100000 /* 1 MByte */
wdenk56523f12004-07-11 17:40:54 +0000656#define CFG_CS2_CFG 0x0004D930
wdenk56523f12004-07-11 17:40:54 +0000657
658/*
659 * Grafic controller - Do not map below 2 GB in address space, because this
660 * area is used for SDRAM autosizing.
661 */
wdenk8f0b7cb2005-03-27 23:41:39 +0000662#define SM501_FB_BASE 0xE0000000
663#define CFG_CS1_START (SM501_FB_BASE)
wdenk56523f12004-07-11 17:40:54 +0000664#define CFG_CS1_SIZE 0x4000000 /* 64 MByte */
wdenk89394042004-08-04 21:56:49 +0000665#define CFG_CS1_CFG 0x8F48FF70
wdenk56523f12004-07-11 17:40:54 +0000666#define SM501_MMIO_BASE CFG_CS1_START + 0x03E00000
wdenk56523f12004-07-11 17:40:54 +0000667
668#define CFG_CS_BURST 0x00000000
wdenk8f0b7cb2005-03-27 23:41:39 +0000669#define CFG_CS_DEADCYCLE 0x33333311 /* 1 dead cycle for flash and SM501 */
wdenk56523f12004-07-11 17:40:54 +0000670
Marian Balakowicz72997122006-10-03 20:28:38 +0200671#if defined(CONFIG_CAM5200)
672#define CFG_CS4_START 0xB0000000
673#define CFG_CS4_SIZE 0x00010000
674#define CFG_CS4_CFG 0x01019C10
675
676#define CFG_CS5_START 0xD0000000
677#define CFG_CS5_SIZE 0x01208000
678#define CFG_CS5_CFG 0x1414BF10
679#endif
680
wdenk56523f12004-07-11 17:40:54 +0000681#define CFG_RESET_ADDRESS 0xff000000
682
683/*-----------------------------------------------------------------------
684 * USB stuff
685 *-----------------------------------------------------------------------
686 */
687#define CONFIG_USB_CLOCK 0x0001BBBB
688#define CONFIG_USB_CONFIG 0x00001000
689
690/*-----------------------------------------------------------------------
691 * IDE/ATA stuff Supports IDE harddisk
692 *-----------------------------------------------------------------------
693 */
694
wdenk81050922004-07-11 20:04:51 +0000695#undef CONFIG_IDE_8xx_PCCARD /* Use IDE with PC Card Adapter */
wdenk56523f12004-07-11 17:40:54 +0000696
wdenk81050922004-07-11 20:04:51 +0000697#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
698#undef CONFIG_IDE_LED /* LED for ide not supported */
wdenk56523f12004-07-11 17:40:54 +0000699
wdenk81050922004-07-11 20:04:51 +0000700#define CONFIG_IDE_RESET /* reset for ide supported */
wdenk56523f12004-07-11 17:40:54 +0000701#define CONFIG_IDE_PREINIT
702
703#define CFG_IDE_MAXBUS 1 /* max. 1 IDE bus */
wdenk8f0b7cb2005-03-27 23:41:39 +0000704#define CFG_IDE_MAXDEVICE 2 /* max. 2 drives per IDE bus */
wdenk56523f12004-07-11 17:40:54 +0000705
706#define CFG_ATA_IDE0_OFFSET 0x0000
707
708#define CFG_ATA_BASE_ADDR MPC5XXX_ATA
709
710/* Offset for data I/O */
711#define CFG_ATA_DATA_OFFSET (0x0060)
712
713/* Offset for normal register accesses */
714#define CFG_ATA_REG_OFFSET (CFG_ATA_DATA_OFFSET)
715
716/* Offset for alternate registers */
717#define CFG_ATA_ALT_OFFSET (0x005C)
718
wdenk81050922004-07-11 20:04:51 +0000719/* Interval between registers */
720#define CFG_ATA_STRIDE 4
wdenk56523f12004-07-11 17:40:54 +0000721
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200722/*-----------------------------------------------------------------------
723 * Open firmware flat tree support
724 *-----------------------------------------------------------------------
725 */
Grant Likelycf2817a2007-09-06 09:46:23 -0600726#define CONFIG_OF_LIBFDT 1
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200727#define CONFIG_OF_BOARD_SETUP 1
728
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200729#define OF_CPU "PowerPC,5200@0"
730#define OF_SOC "soc5200@f0000000"
731#define OF_TBCLK (bd->bi_busfreq / 4)
732#define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
733
wdenk56523f12004-07-11 17:40:54 +0000734#endif /* __CONFIG_H */