blob: f9c8dfbc248f79fabaa89e22f3e595f8c06c83ff [file] [log] [blame]
Andy Fleming67431052007-04-23 02:54:25 -05001/*
Kumar Gala5f7bbd12011-01-04 18:01:49 -06002 * Copyright 2004-2007, 2010-2011 Freescale Semiconductor.
Andy Fleming67431052007-04-23 02:54:25 -05003 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23/*
24 * mpc8568mds board configuration file
25 */
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29/* High Level Configuration Options */
30#define CONFIG_BOOKE 1 /* BOOKE */
Andy Flemingda9d4612007-08-14 00:14:25 -050031#define CONFIG_E500 1 /* BOOKE e500 family */
Andy Fleming67431052007-04-23 02:54:25 -050032#define CONFIG_MPC85xx 1 /* MPC8540/60/55/41/48/68 */
33#define CONFIG_MPC8568 1 /* MPC8568 specific */
34#define CONFIG_MPC8568MDS 1 /* MPC8568MDS board specific */
35
Wolfgang Denk2ae18242010-10-06 09:05:45 +020036#define CONFIG_SYS_TEXT_BASE 0xfff80000
37
Kumar Gala5f7bbd12011-01-04 18:01:49 -060038#define CONFIG_SYS_SRIO
39#define CONFIG_SRIO1 /* SRIO port 1 */
40
Haiying Wang1563f562007-11-14 15:52:06 -050041#define CONFIG_PCI 1 /* Enable PCI/PCIE */
42#define CONFIG_PCI1 1 /* PCI controller */
43#define CONFIG_PCIE1 1 /* PCIE controller */
44#define CONFIG_FSL_PCI_INIT 1 /* use common fsl pci init code */
Kumar Gala8ff3de62007-12-07 12:17:34 -060045#define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */
Kumar Gala0151cba2008-10-21 11:33:58 -050046#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020047#define CONFIG_TSEC_ENET /* tsec ethernet support */
Andy Flemingb96c83d2007-08-15 20:03:34 -050048#define CONFIG_QE /* Enable QE */
Andy Fleming67431052007-04-23 02:54:25 -050049#define CONFIG_ENV_OVERWRITE
Kumar Gala4d3521c2008-01-16 09:15:29 -060050#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
Andy Fleming67431052007-04-23 02:54:25 -050051
Andy Fleming67431052007-04-23 02:54:25 -050052#ifndef __ASSEMBLY__
53extern unsigned long get_clock_freq(void);
54#endif /*Replace a call to get_clock_freq (after it is implemented)*/
55#define CONFIG_SYS_CLK_FREQ 66000000 /*TODO: restore if wanting to read from BCSR: get_clock_freq()*/ /* sysclk for MPC85xx */
56
57/*
58 * These can be toggled for performance analysis, otherwise use default.
59 */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020060#define CONFIG_L2_CACHE /* toggle L2 cache */
Haiying Wang7a1ac412007-08-23 15:20:54 -040061#define CONFIG_BTB /* toggle branch predition */
Andy Fleming67431052007-04-23 02:54:25 -050062
63/*
64 * Only possible on E500 Version 2 or newer cores.
65 */
66#define CONFIG_ENABLE_36BIT_PHYS 1
67
68
69#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */
70
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020071#define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
72#define CONFIG_SYS_MEMTEST_END 0x00400000
Andy Fleming67431052007-04-23 02:54:25 -050073
Timur Tabie46fedf2011-08-04 18:03:41 -050074#define CONFIG_SYS_CCSRBAR 0xe0000000
75#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
Andy Fleming67431052007-04-23 02:54:25 -050076
Jon Loeligere6f5b352008-03-18 13:51:05 -050077/* DDR Setup */
78#define CONFIG_FSL_DDR2
79#undef CONFIG_FSL_DDR_INTERACTIVE
80#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/
81#define CONFIG_DDR_SPD
Dave Liu9b0ad1b2008-10-28 17:53:38 +080082#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */
Jon Loeligere6f5b352008-03-18 13:51:05 -050083
84#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
85
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020086#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/
87#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
Andy Fleming67431052007-04-23 02:54:25 -050088
Jon Loeligere6f5b352008-03-18 13:51:05 -050089#define CONFIG_NUM_DDR_CONTROLLERS 1
90#define CONFIG_DIMM_SLOTS_PER_CTLR 1
91#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
Andy Fleming67431052007-04-23 02:54:25 -050092
Jon Loeligere6f5b352008-03-18 13:51:05 -050093/* I2C addresses of SPD EEPROMs */
94#define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */
95
96/* Make sure required options are set */
Andy Fleming67431052007-04-23 02:54:25 -050097#ifndef CONFIG_SPD_EEPROM
98#error ("CONFIG_SPD_EEPROM is required")
99#endif
100
101#undef CONFIG_CLOCKS_IN_MHZ
102
Andy Fleming67431052007-04-23 02:54:25 -0500103/*
104 * Local Bus Definitions
105 */
106
107/*
108 * FLASH on the Local Bus
109 * Two banks, 8M each, using the CFI driver.
110 * Boot from BR0/OR0 bank at 0xff00_0000
111 * Alternate BR1/OR1 bank at 0xff80_0000
112 *
113 * BR0, BR1:
114 * Base address 0 = 0xff00_0000 = BR0[0:16] = 1111 1111 0000 0000 0
115 * Base address 1 = 0xff80_0000 = BR1[0:16] = 1111 1111 1000 0000 0
116 * Port Size = 16 bits = BRx[19:20] = 10
117 * Use GPCM = BRx[24:26] = 000
118 * Valid = BRx[31] = 1
119 *
120 * 0 4 8 12 16 20 24 28
121 * 1111 1111 1000 0000 0001 0000 0000 0001 = ff801001 BR0
122 * 1111 1111 0000 0000 0001 0000 0000 0001 = ff001001 BR1
123 *
124 * OR0, OR1:
125 * Addr Mask = 8M = ORx[0:16] = 1111 1111 1000 0000 0
126 * Reserved ORx[17:18] = 11, confusion here?
127 * CSNT = ORx[20] = 1
128 * ACS = half cycle delay = ORx[21:22] = 11
129 * SCY = 6 = ORx[24:27] = 0110
130 * TRLX = use relaxed timing = ORx[29] = 1
131 * EAD = use external address latch delay = OR[31] = 1
132 *
133 * 0 4 8 12 16 20 24 28
134 * 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65 ORx
135 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136#define CONFIG_SYS_BCSR_BASE 0xf8000000
Andy Fleming67431052007-04-23 02:54:25 -0500137
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200138#define CONFIG_SYS_FLASH_BASE 0xfe000000 /* start of FLASH 32M */
Andy Fleming67431052007-04-23 02:54:25 -0500139
140/*Chip select 0 - Flash*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200141#define CONFIG_SYS_BR0_PRELIM 0xfe001001
142#define CONFIG_SYS_OR0_PRELIM 0xfe006ff7
Andy Fleming67431052007-04-23 02:54:25 -0500143
144/*Chip slelect 1 - BCSR*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_BR1_PRELIM 0xf8000801
146#define CONFIG_SYS_OR1_PRELIM 0xffffe9f7
Andy Fleming67431052007-04-23 02:54:25 -0500147
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200148/*#define CONFIG_SYS_FLASH_BANKS_LIST {0xff800000, CONFIG_SYS_FLASH_BASE} */
149#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
150#define CONFIG_SYS_MAX_FLASH_SECT 512 /* sectors per device */
151#undef CONFIG_SYS_FLASH_CHECKSUM
152#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
153#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
Andy Fleming67431052007-04-23 02:54:25 -0500154
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200155#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
Andy Fleming67431052007-04-23 02:54:25 -0500156
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200157#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158#define CONFIG_SYS_FLASH_CFI
159#define CONFIG_SYS_FLASH_EMPTY_INFO
Andy Fleming67431052007-04-23 02:54:25 -0500160
161
162/*
163 * SDRAM on the LocalBus
164 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200165#define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */
166#define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */
Andy Fleming67431052007-04-23 02:54:25 -0500167
168
169/*Chip select 2 - SDRAM*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200170#define CONFIG_SYS_BR2_PRELIM 0xf0001861
171#define CONFIG_SYS_OR2_PRELIM 0xfc006901
Andy Fleming67431052007-04-23 02:54:25 -0500172
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#define CONFIG_SYS_LBC_LCRR 0x00030004 /* LB clock ratio reg */
174#define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */
175#define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */
176#define CONFIG_SYS_LBC_MRTPR 0x00000000 /* LB refresh timer prescal*/
Andy Fleming67431052007-04-23 02:54:25 -0500177
178/*
Andy Fleming67431052007-04-23 02:54:25 -0500179 * Common settings for all Local Bus SDRAM commands.
180 * At run time, either BSMA1516 (for CPU 1.1)
181 * or BSMA1617 (for CPU 1.0) (old)
182 * is OR'ed in too.
183 */
Kumar Galab0fe93ed2009-03-26 01:34:38 -0500184#define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \
185 | LSDMR_PRETOACT7 \
186 | LSDMR_ACTTORW7 \
187 | LSDMR_BL8 \
188 | LSDMR_WRC4 \
189 | LSDMR_CL3 \
190 | LSDMR_RFEN \
Andy Fleming67431052007-04-23 02:54:25 -0500191 )
192
193/*
194 * The bcsr registers are connected to CS3 on MDS.
195 * The new memory map places bcsr at 0xf8000000.
196 *
197 * For BR3, need:
198 * Base address of 0xf8000000 = BR[0:16] = 1111 1000 0000 0000 0
199 * port-size = 8-bits = BR[19:20] = 01
200 * no parity checking = BR[21:22] = 00
201 * GPMC for MSEL = BR[24:26] = 000
202 * Valid = BR[31] = 1
203 *
204 * 0 4 8 12 16 20 24 28
205 * 1111 1000 0000 0000 0000 1000 0000 0001 = f8000801
206 *
207 * For OR3, need:
208 * 1 MB mask for AM, OR[0:16] = 1111 1111 1111 0000 0
209 * disable buffer ctrl OR[19] = 0
210 * CSNT OR[20] = 1
211 * ACS OR[21:22] = 11
212 * XACS OR[23] = 1
213 * SCY 15 wait states OR[24:27] = 1111 max is suboptimal but safe
214 * SETA OR[28] = 0
215 * TRLX OR[29] = 1
216 * EHTR OR[30] = 1
217 * EAD extra time OR[31] = 1
218 *
219 * 0 4 8 12 16 20 24 28
220 * 1111 1111 1111 0000 0000 1111 1111 0111 = fff00ff7
221 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200222#define CONFIG_SYS_BCSR (0xf8000000)
Andy Fleming67431052007-04-23 02:54:25 -0500223
224/*Chip slelect 4 - PIB*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200225#define CONFIG_SYS_BR4_PRELIM 0xf8008801
226#define CONFIG_SYS_OR4_PRELIM 0xffffe9f7
Andy Fleming67431052007-04-23 02:54:25 -0500227
228/*Chip select 5 - PIB*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200229#define CONFIG_SYS_BR5_PRELIM 0xf8010801
230#define CONFIG_SYS_OR5_PRELIM 0xffff69f7
Andy Fleming67431052007-04-23 02:54:25 -0500231
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200232#define CONFIG_SYS_INIT_RAM_LOCK 1
233#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200234#define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */
Andy Fleming67431052007-04-23 02:54:25 -0500235
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200236#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200237#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Andy Fleming67431052007-04-23 02:54:25 -0500238
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200239#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
240#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for malloc */
Andy Fleming67431052007-04-23 02:54:25 -0500241
242/* Serial Port */
243#define CONFIG_CONS_INDEX 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200244#define CONFIG_SYS_NS16550
245#define CONFIG_SYS_NS16550_SERIAL
246#define CONFIG_SYS_NS16550_REG_SIZE 1
247#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
Andy Fleming67431052007-04-23 02:54:25 -0500248
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200249#define CONFIG_SYS_BAUDRATE_TABLE \
Andy Fleming67431052007-04-23 02:54:25 -0500250 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
251
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200252#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
253#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
Andy Fleming67431052007-04-23 02:54:25 -0500254
255/* Use the HUSH parser*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200256#define CONFIG_SYS_HUSH_PARSER
257#ifdef CONFIG_SYS_HUSH_PARSER
258#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
Andy Fleming67431052007-04-23 02:54:25 -0500259#endif
260
261/* pass open firmware flat tree */
Kumar Galac4808612007-11-29 01:06:19 -0600262#define CONFIG_OF_LIBFDT 1
263#define CONFIG_OF_BOARD_SETUP 1
264#define CONFIG_OF_STDOUT_VIA_ALIAS 1
Andy Fleming67431052007-04-23 02:54:25 -0500265
266/*
267 * I2C
268 */
269#define CONFIG_FSL_I2C /* Use FSL common I2C driver */
270#define CONFIG_HARD_I2C /* I2C with hardware support*/
271#undef CONFIG_SOFT_I2C /* I2C bit-banged */
Haiying Wangc59e4092007-06-19 14:18:34 -0400272#define CONFIG_I2C_MULTI_BUS
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200273#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
274#define CONFIG_SYS_I2C_EEPROM_ADDR 0x52
275#define CONFIG_SYS_I2C_SLAVE 0x7F
276#define CONFIG_SYS_I2C_NOPROBES {{0,0x69}} /* Don't probe these addrs */
277#define CONFIG_SYS_I2C_OFFSET 0x3000
278#define CONFIG_SYS_I2C2_OFFSET 0x3100
Andy Fleming67431052007-04-23 02:54:25 -0500279
280/*
281 * General PCI
282 * Memory Addresses are mapped 1-1. I/O is mapped from 0
283 */
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600284#define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
Kumar Gala10795f42008-12-02 16:08:36 -0600285#define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600286#define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200287#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */
Kumar Galaaca5f012008-12-02 16:08:40 -0600288#define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000
Kumar Gala5f91ef62008-12-02 16:08:37 -0600289#define CONFIG_SYS_PCI1_IO_BUS 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200290#define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
291#define CONFIG_SYS_PCI1_IO_SIZE 0x00800000 /* 8M */
Andy Fleming67431052007-04-23 02:54:25 -0500292
Kumar Gala3f6f9d72010-12-17 10:13:19 -0600293#define CONFIG_SYS_PCIE1_NAME "Slot"
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600294#define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000
Kumar Gala10795f42008-12-02 16:08:36 -0600295#define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600296#define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200297#define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
Kumar Galaaca5f012008-12-02 16:08:40 -0600298#define CONFIG_SYS_PCIE1_IO_VIRT 0xe2800000
Kumar Gala5f91ef62008-12-02 16:08:37 -0600299#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200300#define CONFIG_SYS_PCIE1_IO_PHYS 0xe2800000
301#define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 /* 8M */
Andy Fleming67431052007-04-23 02:54:25 -0500302
Kumar Gala5f7bbd12011-01-04 18:01:49 -0600303#define CONFIG_SYS_SRIO1_MEM_VIRT 0xC0000000
304#define CONFIG_SYS_SRIO1_MEM_BUS 0xC0000000
305#define CONFIG_SYS_SRIO1_MEM_PHYS CONFIG_SYS_SRIO1_MEM_BUS
306#define CONFIG_SYS_SRIO1_MEM_SIZE 0x20000000 /* 512M */
Andy Fleming67431052007-04-23 02:54:25 -0500307
Andy Flemingda9d4612007-08-14 00:14:25 -0500308#ifdef CONFIG_QE
309/*
310 * QE UEC ethernet configuration
311 */
312#define CONFIG_UEC_ETH
313#ifndef CONFIG_TSEC_ENET
Kim Phillips78b7a8e2010-07-26 18:34:57 -0500314#define CONFIG_ETHPRIME "UEC0"
Andy Flemingda9d4612007-08-14 00:14:25 -0500315#endif
316#define CONFIG_PHY_MODE_NEED_CHANGE
317#define CONFIG_eTSEC_MDIO_BUS
318
319#ifdef CONFIG_eTSEC_MDIO_BUS
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200320#define CONFIG_MIIM_ADDRESS 0xE0024520
Andy Flemingda9d4612007-08-14 00:14:25 -0500321#endif
322
323#define CONFIG_UEC_ETH1 /* GETH1 */
324
325#ifdef CONFIG_UEC_ETH1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200326#define CONFIG_SYS_UEC1_UCC_NUM 0 /* UCC1 */
327#define CONFIG_SYS_UEC1_RX_CLK QE_CLK_NONE
328#define CONFIG_SYS_UEC1_TX_CLK QE_CLK16
329#define CONFIG_SYS_UEC1_ETH_TYPE GIGA_ETH
330#define CONFIG_SYS_UEC1_PHY_ADDR 7
Andy Fleming865ff852011-04-13 00:37:12 -0500331#define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_ID
Heiko Schocher582c55a2010-01-20 09:04:28 +0100332#define CONFIG_SYS_UEC1_INTERFACE_SPEED 1000
Andy Flemingda9d4612007-08-14 00:14:25 -0500333#endif
334
335#define CONFIG_UEC_ETH2 /* GETH2 */
336
337#ifdef CONFIG_UEC_ETH2
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200338#define CONFIG_SYS_UEC2_UCC_NUM 1 /* UCC2 */
339#define CONFIG_SYS_UEC2_RX_CLK QE_CLK_NONE
340#define CONFIG_SYS_UEC2_TX_CLK QE_CLK16
341#define CONFIG_SYS_UEC2_ETH_TYPE GIGA_ETH
342#define CONFIG_SYS_UEC2_PHY_ADDR 1
Andy Fleming865ff852011-04-13 00:37:12 -0500343#define CONFIG_SYS_UEC2_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_ID
Heiko Schocher582c55a2010-01-20 09:04:28 +0100344#define CONFIG_SYS_UEC2_INTERFACE_SPEED 1000
Andy Flemingda9d4612007-08-14 00:14:25 -0500345#endif
346#endif /* CONFIG_QE */
347
Haiying Wangf30ad492007-11-19 10:02:13 -0500348#if defined(CONFIG_PCI)
349
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200350#define CONFIG_PCI_PNP /* do pci plug-and-play */
Haiying Wangf30ad492007-11-19 10:02:13 -0500351
Andy Fleming67431052007-04-23 02:54:25 -0500352#undef CONFIG_EEPRO100
353#undef CONFIG_TULIP
354
355#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200356#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */
Andy Fleming67431052007-04-23 02:54:25 -0500357
358#endif /* CONFIG_PCI */
359
Andy Flemingda9d4612007-08-14 00:14:25 -0500360#if defined(CONFIG_TSEC_ENET)
361
Andy Fleming67431052007-04-23 02:54:25 -0500362#define CONFIG_MII 1 /* MII PHY management */
Kim Phillips255a35772007-05-16 16:52:19 -0500363#define CONFIG_TSEC1 1
364#define CONFIG_TSEC1_NAME "eTSEC0"
365#define CONFIG_TSEC2 1
366#define CONFIG_TSEC2_NAME "eTSEC1"
Andy Fleming67431052007-04-23 02:54:25 -0500367
368#define TSEC1_PHY_ADDR 2
369#define TSEC2_PHY_ADDR 3
370
371#define TSEC1_PHYIDX 0
372#define TSEC2_PHYIDX 0
373
Andy Fleming3a790132007-08-15 20:03:25 -0500374#define TSEC1_FLAGS TSEC_GIGABIT
375#define TSEC2_FLAGS TSEC_GIGABIT
376
Andy Flemingb96c83d2007-08-15 20:03:34 -0500377/* Options are: eTSEC[0-1] */
Andy Fleming67431052007-04-23 02:54:25 -0500378#define CONFIG_ETHPRIME "eTSEC0"
379
380#endif /* CONFIG_TSEC_ENET */
381
382/*
383 * Environment
384 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200385#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200386#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200387#define CONFIG_ENV_SECT_SIZE 0x40000 /* 256K(one sector) for env */
388#define CONFIG_ENV_SIZE 0x2000
Andy Fleming67431052007-04-23 02:54:25 -0500389
390#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200391#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
Andy Fleming67431052007-04-23 02:54:25 -0500392
Jon Loeliger2835e512007-06-13 13:22:08 -0500393
394/*
Jon Loeliger079a1362007-07-10 10:12:10 -0500395 * BOOTP options
396 */
397#define CONFIG_BOOTP_BOOTFILESIZE
398#define CONFIG_BOOTP_BOOTPATH
399#define CONFIG_BOOTP_GATEWAY
400#define CONFIG_BOOTP_HOSTNAME
401
402
403/*
Jon Loeliger2835e512007-06-13 13:22:08 -0500404 * Command line configuration.
405 */
406#include <config_cmd_default.h>
407
408#define CONFIG_CMD_PING
409#define CONFIG_CMD_I2C
410#define CONFIG_CMD_MII
Kumar Gala82ac8c92007-12-07 12:04:30 -0600411#define CONFIG_CMD_ELF
Kumar Gala1c9aa762008-09-22 23:40:42 -0500412#define CONFIG_CMD_IRQ
413#define CONFIG_CMD_SETEXPR
Becky Bruce199e2622010-06-17 11:37:25 -0500414#define CONFIG_CMD_REGINFO
Jon Loeliger2835e512007-06-13 13:22:08 -0500415
Andy Fleming67431052007-04-23 02:54:25 -0500416#if defined(CONFIG_PCI)
Jon Loeliger2835e512007-06-13 13:22:08 -0500417 #define CONFIG_CMD_PCI
Andy Fleming67431052007-04-23 02:54:25 -0500418#endif
Jon Loeliger2835e512007-06-13 13:22:08 -0500419
Andy Fleming67431052007-04-23 02:54:25 -0500420
421#undef CONFIG_WATCHDOG /* watchdog disabled */
422
423/*
424 * Miscellaneous configurable options
425 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200426#define CONFIG_SYS_LONGHELP /* undef to save memory */
Kim Phillips5be58f52010-07-14 19:47:18 -0500427#define CONFIG_CMDLINE_EDITING /* Command-line editing */
428#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200429#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
430#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeliger2835e512007-06-13 13:22:08 -0500431#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200432#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Andy Fleming67431052007-04-23 02:54:25 -0500433#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200434#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Andy Fleming67431052007-04-23 02:54:25 -0500435#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200436#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
437#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
438#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
439#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */
Andy Fleming67431052007-04-23 02:54:25 -0500440
441/*
442 * For booting Linux, the board info and command line data
Kumar Galaa832ac42011-04-28 10:13:41 -0500443 * have to be in the first 64 MB of memory, since this is
Andy Fleming67431052007-04-23 02:54:25 -0500444 * the maximum mapped by the Linux kernel during initialization.
445 */
Kumar Galaa832ac42011-04-28 10:13:41 -0500446#define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/
447#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
Andy Fleming67431052007-04-23 02:54:25 -0500448
Jon Loeliger2835e512007-06-13 13:22:08 -0500449#if defined(CONFIG_CMD_KGDB)
Andy Fleming67431052007-04-23 02:54:25 -0500450#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
451#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
452#endif
453
454/*
455 * Environment Configuration
456 */
457
458/* The mac addresses for all ethernet interface */
Andy Flemingda9d4612007-08-14 00:14:25 -0500459#if defined(CONFIG_TSEC_ENET) || defined(CONFIG_UEC_ETH)
460#define CONFIG_HAS_ETH0
Andy Fleming67431052007-04-23 02:54:25 -0500461#define CONFIG_ETHADDR 00:E0:0C:00:00:FD
462#define CONFIG_HAS_ETH1
463#define CONFIG_ETH1ADDR 00:E0:0C:00:01:FD
464#define CONFIG_HAS_ETH2
465#define CONFIG_ETH2ADDR 00:E0:0C:00:02:FD
Andy Flemingda9d4612007-08-14 00:14:25 -0500466#define CONFIG_HAS_ETH3
467#define CONFIG_ETH3ADDR 00:E0:0C:00:03:FD
Andy Fleming67431052007-04-23 02:54:25 -0500468#endif
469
470#define CONFIG_IPADDR 192.168.1.253
471
472#define CONFIG_HOSTNAME unknown
Joe Hershberger8b3637c2011-10-13 13:03:47 +0000473#define CONFIG_ROOTPATH "/nfsroot"
Joe Hershbergerb3f44c22011-10-13 13:03:48 +0000474#define CONFIG_BOOTFILE "your.uImage"
Andy Fleming67431052007-04-23 02:54:25 -0500475
476#define CONFIG_SERVERIP 192.168.1.1
477#define CONFIG_GATEWAYIP 192.168.1.1
478#define CONFIG_NETMASK 255.255.255.0
479
480#define CONFIG_LOADADDR 200000 /*default location for tftp and bootm*/
481
482#define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */
483#undef CONFIG_BOOTARGS /* the boot command will set bootargs*/
484
485#define CONFIG_BAUDRATE 115200
486
487#define CONFIG_EXTRA_ENV_SETTINGS \
488 "netdev=eth0\0" \
489 "consoledev=ttyS0\0" \
490 "ramdiskaddr=600000\0" \
491 "ramdiskfile=your.ramdisk.u-boot\0" \
492 "fdtaddr=400000\0" \
493 "fdtfile=your.fdt.dtb\0" \
494 "nfsargs=setenv bootargs root=/dev/nfs rw " \
495 "nfsroot=$serverip:$rootpath " \
496 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
497 "console=$consoledev,$baudrate $othbootargs\0" \
498 "ramargs=setenv bootargs root=/dev/ram rw " \
499 "console=$consoledev,$baudrate $othbootargs\0" \
500
501
502#define CONFIG_NFSBOOTCOMMAND \
503 "run nfsargs;" \
504 "tftp $loadaddr $bootfile;" \
505 "tftp $fdtaddr $fdtfile;" \
506 "bootm $loadaddr - $fdtaddr"
507
508
509#define CONFIG_RAMBOOTCOMMAND \
510 "run ramargs;" \
511 "tftp $ramdiskaddr $ramdiskfile;" \
512 "tftp $loadaddr $bootfile;" \
513 "bootm $loadaddr $ramdiskaddr"
514
515#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
516
517#endif /* __CONFIG_H */