Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 54fdef242fdcda8792b7c05d687dc79a624fcc32 / . / drivers / usb / host / Kconfig
blob: 4eb7b34e245fdef99bd3995603f7d835d55fef45 [file] [log] [blame]
Masahiro Yamada6e7e9292014-11-07 18:48:31 +0900[diff] [blame]1#
2# USB Host Controller Drivers
3#
4comment "USB Host Controller Drivers"
5
Masahiro Yamada2b58e1b2016-08-01 00:16:34 +0900[diff] [blame]6config USB_HOST
7 bool
8
Masahiro Yamada6e7e9292014-11-07 18:48:31 +0900[diff] [blame]9config USB_XHCI_HCD
10 bool "xHCI HCD (USB 3.0) support"
Masahiro Yamada2b58e1b2016-08-01 00:16:34 +0900[diff] [blame]11 select USB_HOST
Masahiro Yamada6e7e9292014-11-07 18:48:31 +0900[diff] [blame]12 ---help---
13 The eXtensible Host Controller Interface (xHCI) is standard for USB 3.0
14 "SuperSpeed" host controller hardware.
15
Masahiro Yamada6e7e9292014-11-07 18:48:31 +0900[diff] [blame]16if USB_XHCI_HCD
17
Masahiro Yamada10db7502016-06-04 07:35:04 +0900[diff] [blame]18config USB_XHCI_DWC3
19 bool "DesignWare USB3 DRD Core Support"
20 help
21 Say Y or if your system has a Dual Role SuperSpeed
22 USB controller based on the DesignWare USB3 IP Core.
23
Neil Armstrongca7fdc82018-04-11 17:08:00 +0200[diff] [blame]24config USB_XHCI_DWC3_OF_SIMPLE
25 bool "DesignWare USB3 DRD Generic OF Simple Glue Layer"
Jean-Jacques Hiblot103774b2018-04-12 10:41:10 +0200[diff] [blame]26 depends on DM_USB
Mark Kettenisaaa8d6b2019-06-30 18:01:54 +0200[diff] [blame]27 default y if ARCH_ROCKCHIP
Jean-Jacques Hiblotcc73ba92018-04-12 10:41:11 +0200[diff] [blame]28 default y if DRA7XX
Neil Armstrongca7fdc82018-04-11 17:08:00 +0200[diff] [blame]29 help
30 Support USB2/3 functionality in simple SoC integrations with
31 USB controller based on the DesignWare USB3 IP Core.
32
Chunfeng Yun74102832020-05-02 11:35:18 +0200[diff] [blame]33config USB_XHCI_MTK
34 bool "Support for MediaTek on-chip xHCI USB controller"
35 depends on ARCH_MEDIATEK
36 help
37 Enables support for the on-chip xHCI controller on MediaTek SoCs.
38
Stefan Roese81c1f6f2016-07-14 11:39:20 +0200[diff] [blame]39config USB_XHCI_MVEBU
40 bool "MVEBU USB 3.0 support"
41 default y
42 depends on ARCH_MVEBU
Konstantin Porotchkin81192b72017-02-12 11:10:30 +0200[diff] [blame]43 select DM_REGULATOR
Stefan Roese81c1f6f2016-07-14 11:39:20 +0200[diff] [blame]44 help
45 Choose this option to add support for USB 3.0 driver on mvebu
46 SoCs, which includes Armada8K, Armada3700 and other Armada
47 family SoCs.
48
Bin Mengd7cde282017-07-19 21:50:08 +0800[diff] [blame]49config USB_XHCI_PCI
50 bool "Support for PCI-based xHCI USB controller"
Bin Meng978f6a32017-07-19 21:51:07 +0800[diff] [blame]51 depends on DM_USB
Bin Mengd7cde282017-07-19 21:50:08 +0800[diff] [blame]52 default y if X86
53 help
54 Enables support for the PCI-based xHCI controller.
55
Marek Vasute1cc60c2017-10-15 15:01:29 +0200[diff] [blame]56config USB_XHCI_RCAR
57 bool "Renesas RCar USB 3.0 support"
58 default y
59 depends on ARCH_RMOBILE
60 help
61 Choose this option to add support for USB 3.0 driver on Renesas
62 RCar Gen3 SoCs.
63
Patrice Chotard40d1a312017-09-05 11:04:24 +0200[diff] [blame]64config USB_XHCI_STI
65 bool "Support for STMicroelectronics STiH407 family on-chip xHCI USB controller"
66 depends on ARCH_STI
67 default y
68 help
69 Enables support for the on-chip xHCI controller on STMicroelectronics
70 STiH407 family SoCs. This is a driver for the dwc3 to provide the glue logic
71 to configure the controller.
72
Uri Mashiachef3f3b82017-02-23 15:39:36 +0200[diff] [blame]73config USB_XHCI_DRA7XX_INDEX
74 int "DRA7XX xHCI USB index"
75 range 0 1
76 default 0
77 depends on DRA7XX
78 help
79 Select the DRA7XX xHCI USB index.
80 Current supported values: 0, 1.
81
Ran Wang420b0eb2017-10-23 10:09:22 +0800[diff] [blame]82config USB_XHCI_FSL
83 bool "Support for NXP Layerscape on-chip xHCI USB controller"
84 default y if ARCH_LS1021A || FSL_LSCH3 || FSL_LSCH2
85 depends on !SPL_NO_USB
86 help
87 Enables support for the on-chip xHCI controller on NXP Layerscape SoCs.
Rayagonda Kokatanur9cadf052020-04-09 09:23:15 +0530[diff] [blame]88
89config USB_XHCI_BRCM
90 bool "Broadcom USB3 Host XHCI controller"
91 depends on DM_USB
92 help
93 USB controller based on the Broadcom USB3 IP Core.
94 Supports USB2/3 functionality.
95
Masahiro Yamada93cb8242016-08-01 00:16:32 +0900[diff] [blame]96endif # USB_XHCI_HCD
Alexey Brodkinfee331f2015-12-14 17:18:50 +0300[diff] [blame]97
Masahiro Yamada6e7e9292014-11-07 18:48:31 +0900[diff] [blame]98config USB_EHCI_HCD
99 bool "EHCI HCD (USB 2.0) support"
Tom Rini64d6ac52017-05-12 22:33:28 -0400[diff] [blame]100 default y if ARCH_MX5 || ARCH_MX6
Masahiro Yamada2b58e1b2016-08-01 00:16:34 +0900[diff] [blame]101 select USB_HOST
Masahiro Yamada6e7e9292014-11-07 18:48:31 +0900[diff] [blame]102 ---help---
103 The Enhanced Host Controller Interface (EHCI) is standard for USB 2.0
104 "high speed" (480 Mbit/sec, 60 Mbyte/sec) host controller hardware.
105 If your USB host controller supports USB 2.0, you will likely want to
106 configure this Host Controller Driver.
107
108 EHCI controllers are packaged with "companion" host controllers (OHCI
109 or UHCI) to handle USB 1.1 devices connected to root hub ports. Ports
110 will connect to EHCI if the device is high speed, otherwise they
111 connect to a companion controller. If you configure EHCI, you should
112 probably configure the OHCI (for NEC and some other vendors) USB Host
113 Controller Driver or UHCI (for Via motherboards) Host Controller
114 Driver too.
115
116 You may want to read <file:Documentation/usb/ehci.txt>.
117
Masahiro Yamada6e7e9292014-11-07 18:48:31 +0900[diff] [blame]118if USB_EHCI_HCD
119
Wenyou Yang17b68b52016-08-05 08:57:35 +0800[diff] [blame]120config USB_EHCI_ATMEL
121 bool "Support for Atmel on-chip EHCI USB controller"
122 depends on ARCH_AT91
123 default y
124 ---help---
125 Enables support for the on-chip EHCI controller on Atmel chips.
126
Stefan Roesecd482252015-09-01 11:39:44 +0200[diff] [blame]127config USB_EHCI_MARVELL
Tom Rini80f1f322017-05-12 22:33:29 -0400[diff] [blame]128 bool "Support for Marvell on-chip EHCI USB controller"
Trevor Woernerbb0fb4c2020-05-06 08:02:40 -0400[diff] [blame]129 depends on ARCH_MVEBU || ARCH_KIRKWOOD || ARCH_ORION5X
Stefan Roesecd482252015-09-01 11:39:44 +0200[diff] [blame]130 default y
131 ---help---
132 Enables support for the on-chip EHCI controller on MVEBU SoCs.
133
Lukasz Majewski400b9722019-04-04 12:26:55 +0200[diff] [blame]134config USB_EHCI_MX5
135 bool "Support for i.MX5 on-chip EHCI USB controller"
136 depends on ARCH_MX5
137 default n
138 help
139 Enables support for the on-chip EHCI controller on i.MX5 SoCs.
140
Nikita Kiryanov919e8022015-07-23 17:19:35 +0300[diff] [blame]141config USB_EHCI_MX6
Ye Li235f5e12019-10-24 10:29:32 -0300[diff] [blame]142 bool "Support for i.MX6/i.MX7ULP on-chip EHCI USB controller"
143 depends on ARCH_MX6 || ARCH_MX7ULP
Nikita Kiryanov919e8022015-07-23 17:19:35 +0300[diff] [blame]144 default y
145 ---help---
146 Enables support for the on-chip EHCI controller on i.MX6 SoCs.
147
Stefan Agner2deebe22016-07-13 00:25:36 -0700[diff] [blame]148config USB_EHCI_MX7
149 bool "Support for i.MX7 on-chip EHCI USB controller"
150 depends on ARCH_MX7
151 default y
152 ---help---
153 Enables support for the on-chip EHCI controller on i.MX7 SoCs.
154
Tom Rini1d1ab612017-05-12 22:33:30 -0400[diff] [blame]155config USB_EHCI_OMAP
156 bool "Support for OMAP3+ on-chip EHCI USB controller"
157 depends on ARCH_OMAP2PLUS
158 default y
159 ---help---
160 Enables support for the on-chip EHCI controller on OMAP3 and later
161 SoCs.
162
Marcel Ziswiler20df4b52019-03-25 17:24:54 +0100[diff] [blame]163config USB_EHCI_VF
164 bool "Support for Vybrid on-chip EHCI USB controller"
165 depends on ARCH_VF610
166 default y
167 help
168 Enables support for the on-chip EHCI controller on Vybrid SoCs.
169
Ye Li235f5e12019-10-24 10:29:32 -0300[diff] [blame]170if USB_EHCI_MX6 || USB_EHCI_MX7
Stefan Agnerc4483092016-07-13 00:25:38 -0700[diff] [blame]171
172config MXC_USB_OTG_HACTIVE
173 bool "USB Power pin high active"
174 ---help---
175 Set the USB Power pin polarity to be high active (PWR_POL)
176
177endif
178
Mateusz Kulikowski5a822112016-03-31 23:12:26 +0200[diff] [blame]179config USB_EHCI_MSM
180 bool "Support for Qualcomm on-chip EHCI USB controller"
181 depends on DM_USB
182 select USB_ULPI_VIEWPORT
Ramon Fried0ac0b6e2018-09-21 13:35:50 +0300[diff] [blame]183 select MSM8916_USB_PHY
Mateusz Kulikowski5a822112016-03-31 23:12:26 +0200[diff] [blame]184 default n
185 ---help---
186 Enables support for the on-chip EHCI controller on Qualcomm
187 Snapdragon SoCs.
Mateusz Kulikowski5a822112016-03-31 23:12:26 +0200[diff] [blame]188
Bin Menga11a5b82017-08-09 00:21:54 -0700[diff] [blame]189config USB_EHCI_PCI
190 bool "Support for PCI-based EHCI USB controller"
191 default y if X86
192 help
193 Enables support for the PCI-based EHCI controller.
194
Peter Robinson747fed52019-02-20 12:17:27 +0000[diff] [blame]195config USB_EHCI_TEGRA
196 bool "Support for NVIDIA Tegra on-chip EHCI USB controller"
Trevor Woerner18138ab2020-05-06 08:02:41 -0400[diff] [blame]197 depends on ARCH_TEGRA
Peter Robinson747fed52019-02-20 12:17:27 +0000[diff] [blame]198 ---help---
199 Enable support for Tegra on-chip EHCI USB controller
200
Siva Durga Prasad Paladugu2cdc7782016-07-22 14:51:51 +0530[diff] [blame]201config USB_EHCI_ZYNQ
202 bool "Support for Xilinx Zynq on-chip EHCI USB controller"
Michal Simek54fdef22020-08-24 14:41:51 +0200[diff] [blame^]203 default y if ARCH_ZYNQ
Siva Durga Prasad Paladugu2cdc7782016-07-22 14:51:51 +0530[diff] [blame]204 ---help---
205 Enable support for Zynq on-chip EHCI USB controller
206
Alexey Brodkin90fbb282015-12-02 12:32:02 +0300[diff] [blame]207config USB_EHCI_GENERIC
208 bool "Support for generic EHCI USB controller"
209 depends on OF_CONTROL
210 depends on DM_USB
Jagan Teki29d280c2018-12-22 18:18:10 +0530[diff] [blame]211 default ARCH_SUNXI
Alexey Brodkin90fbb282015-12-02 12:32:02 +0300[diff] [blame]212 default n
213 ---help---
214 Enables support for generic EHCI controller.
215
Ran Wang91f4fb92017-12-20 10:34:20 +0800[diff] [blame]216config USB_EHCI_FSL
217 bool "Support for FSL on-chip EHCI USB controller"
218 default n
219 select CONFIG_EHCI_HCD_INIT_AFTER_RESET
220 ---help---
221 Enables support for the on-chip EHCI controller on FSL chips.
Masahiro Yamada93cb8242016-08-01 00:16:32 +0900[diff] [blame]222endif # USB_EHCI_HCD
223
224config USB_OHCI_HCD
225 bool "OHCI HCD (USB 1.1) support"
226 ---help---
227 The Open Host Controller Interface (OHCI) is a standard for accessing
228 USB 1.1 host controller hardware. It does more in hardware than Intel's
229 UHCI specification. If your USB host controller follows the OHCI spec,
230 say Y. On most non-x86 systems, and on x86 hardware that's not using a
231 USB controller from Intel or VIA, this is appropriate. If your host
232 controller doesn't use PCI, this is probably appropriate. For a PCI
233 based system where you're not sure, the "lspci -v" entry will list the
234 right "prog-if" for your USB controller(s): EHCI, OHCI, or UHCI.
235
Heiko Schocher991e6602019-07-16 10:49:07 +0200[diff] [blame]236config USB_OHCI_PCI
237 bool "Support for PCI-based OHCI USB controller"
238 depends on DM_USB
239 default n
240 help
241 Enables support for the PCI-based OHCI controller.
242
Masahiro Yamada93cb8242016-08-01 00:16:32 +0900[diff] [blame]243if USB_OHCI_HCD
244
245config USB_OHCI_GENERIC
246 bool "Support for generic OHCI USB controller"
247 depends on OF_CONTROL
248 depends on DM_USB
Jagan Teki29d280c2018-12-22 18:18:10 +0530[diff] [blame]249 default ARCH_SUNXI
Masahiro Yamada2b58e1b2016-08-01 00:16:34 +0900[diff] [blame]250 select USB_HOST
Masahiro Yamada93cb8242016-08-01 00:16:32 +0900[diff] [blame]251 ---help---
252 Enables support for generic OHCI controller.
253
Adam Ford9da54742019-04-30 05:21:41 -0500[diff] [blame]254config USB_OHCI_DA8XX
255 bool "Support for da850 OHCI USB controller"
256 help
257 Enable support for the da850 USB controller.
258
Masahiro Yamada93cb8242016-08-01 00:16:32 +0900[diff] [blame]259endif # USB_OHCI_HCD
Masahiro Yamada96d82842016-08-01 00:16:33 +0900[diff] [blame]260
261config USB_UHCI_HCD
262 bool "UHCI HCD (most Intel and VIA) support"
Masahiro Yamada2b58e1b2016-08-01 00:16:34 +0900[diff] [blame]263 select USB_HOST
Masahiro Yamada96d82842016-08-01 00:16:33 +0900[diff] [blame]264 ---help---
265 The Universal Host Controller Interface is a standard by Intel for
266 accessing the USB hardware in the PC (which is also called the USB
267 host controller). If your USB host controller conforms to this
268 standard, you may want to say Y, but see below. All recent boards
269 with Intel PCI chipsets (like intel 430TX, 440FX, 440LX, 440BX,
270 i810, i820) conform to this standard. Also all VIA PCI chipsets
271 (like VIA VP2, VP3, MVP3, Apollo Pro, Apollo Pro II or Apollo Pro
272 133) and LEON/GRLIB SoCs with the GRUSBHC controller.
273 If unsure, say Y.
274
275if USB_UHCI_HCD
276
277endif # USB_UHCI_HCD
Philipp Tomsich4ac72f52017-07-03 18:30:06 +0200[diff] [blame]278
279config USB_DWC2
280 bool "DesignWare USB2 Core support"
281 select USB_HOST
282 ---help---
283 The DesignWare USB 2.0 controller is compliant with the
284 USB-Implementers Forum (USB-IF) USB 2.0 specifications.
285 Hi-Speed (480 Mbps), Full-Speed (12 Mbps), and Low-Speed (1.5 Mbps)
286 operation is compliant to the controller Supplement. If you want to
287 enable this controller in host mode, say Y.
Alexey Brodkin42637fd2018-02-28 16:16:58 +0300[diff] [blame]288
289if USB_DWC2
290config USB_DWC2_BUFFER_SIZE
291 int "Data buffer size in kB"
292 default 64
293 ---help---
294 By default 64 kB buffer is used but if amount of RAM avaialble on
295 the target is not enough to accommodate allocation of buffer of
296 that size it is possible to shrink it. Smaller sizes should be fine
297 because larger transactions could be split in smaller ones.
298
299endif # USB_DWC2
Marek Vasuta3d65652019-08-11 13:23:43 +0200[diff] [blame]300
301config USB_R8A66597_HCD
302 bool "Renesas R8A66597 USB Core support"
303 depends on OF_CONTROL
304 depends on DM_USB
305 select USB_HOST
306 ---help---
307 This enables support for the on-chip Renesas R8A66597 USB 2.0
308 controller, present in various RZ and SH SoCs.