blob: 6a5b7f1eaacd4b38e07d22f56757e22a784c57e3 [file] [log] [blame]
Stefan Roesec157d8e2005-08-01 16:41:48 +02001/*
Stefan Roese700200c2007-01-30 17:04:19 +01002 * (C) Copyright 2005-2007
Stefan Roese84286382005-08-11 18:03:14 +02003 * Stefan Roese, DENX Software Engineering, sr@denx.de.
Stefan Roesec157d8e2005-08-01 16:41:48 +02004 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/************************************************************************
Stefan Roese700200c2007-01-30 17:04:19 +010025 * yosemite.h - configuration for Yosemite & Yellowstone boards
Stefan Roesec157d8e2005-08-01 16:41:48 +020026 ***********************************************************************/
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/*-----------------------------------------------------------------------
31 * High Level Configuration Options
32 *----------------------------------------------------------------------*/
Stefan Roese700200c2007-01-30 17:04:19 +010033/* This config file is used for Yosemite (440EP) and Yellowstone (440GR)*/
34#ifndef CONFIG_YELLOWSTONE
Stefan Roese700200c2007-01-30 17:04:19 +010035#define CONFIG_440EP 1 /* Specific PPC440EP support */
36#define CONFIG_HOSTNAME yosemite
37#else
38#define CONFIG_440GR 1 /* Specific PPC440GR support */
39#define CONFIG_HOSTNAME yellowstone
40#endif
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +020041#define CONFIG_440 1 /* ... PPC440 family */
Stefan Roese700200c2007-01-30 17:04:19 +010042#define CONFIG_4xx 1 /* ... PPC4xx family */
Stefan Roesec157d8e2005-08-01 16:41:48 +020043#define CONFIG_SYS_CLK_FREQ 66666666 /* external freq to pll */
44
Stefan Roese84286382005-08-11 18:03:14 +020045#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
46#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
Stefan Roesef3443862006-10-07 11:30:52 +020047#define CONFIG_BOARD_RESET 1 /* call board_reset() */
Stefan Roese84286382005-08-11 18:03:14 +020048
Stefan Roesec157d8e2005-08-01 16:41:48 +020049/*-----------------------------------------------------------------------
50 * Base addresses -- Note these are effective addresses where the
51 * actual resources get mapped (not physical addresses)
52 *----------------------------------------------------------------------*/
Stefan Roese84286382005-08-11 18:03:14 +020053#define CFG_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Monitor */
54#define CFG_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */
55#define CFG_MONITOR_BASE (-CFG_MONITOR_LEN)
56#define CFG_SDRAM_BASE 0x00000000 /* _must_ be 0 */
57#define CFG_FLASH_BASE 0xfc000000 /* start of FLASH */
58#define CFG_PCI_MEMBASE 0xa0000000 /* mapped pci memory*/
59#define CFG_PCI_MEMBASE1 CFG_PCI_MEMBASE + 0x10000000
60#define CFG_PCI_MEMBASE2 CFG_PCI_MEMBASE1 + 0x10000000
61#define CFG_PCI_MEMBASE3 CFG_PCI_MEMBASE2 + 0x10000000
Stefan Roesec157d8e2005-08-01 16:41:48 +020062
63/*Don't change either of these*/
Stefan Roese84286382005-08-11 18:03:14 +020064#define CFG_PERIPHERAL_BASE 0xef600000 /* internal peripherals*/
65#define CFG_PCI_BASE 0xe0000000 /* internal PCI regs*/
Stefan Roesec157d8e2005-08-01 16:41:48 +020066/*Don't change either of these*/
67
Stefan Roese84286382005-08-11 18:03:14 +020068#define CFG_USB_DEVICE 0x50000000
69#define CFG_NVRAM_BASE_ADDR 0x80000000
70#define CFG_BCSR_BASE (CFG_NVRAM_BASE_ADDR | 0x2000)
71#define CFG_BOOT_BASE_ADDR 0xf0000000
Stefan Roesec157d8e2005-08-01 16:41:48 +020072
73/*-----------------------------------------------------------------------
74 * Initial RAM & stack pointer (placed in SDRAM)
75 *----------------------------------------------------------------------*/
Stefan Roese887e2ec2006-09-07 11:51:23 +020076#define CFG_INIT_RAM_DCACHE 1 /* d-cache as init ram */
Stefan Roese84286382005-08-11 18:03:14 +020077#define CFG_INIT_RAM_ADDR 0x70000000 /* DCache */
78#define CFG_INIT_RAM_END (8 << 10)
79#define CFG_GBL_DATA_SIZE 256 /* num bytes initial data*/
Stefan Roesec157d8e2005-08-01 16:41:48 +020080#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
81#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
82
Stefan Roesec157d8e2005-08-01 16:41:48 +020083/*-----------------------------------------------------------------------
84 * Serial Port
85 *----------------------------------------------------------------------*/
Stefan Roesec157d8e2005-08-01 16:41:48 +020086#define CFG_EXT_SERIAL_CLOCK 11059200 /* use external 11.059MHz clk */
Stefan Roese84286382005-08-11 18:03:14 +020087#define CONFIG_BAUDRATE 115200
88#define CONFIG_SERIAL_MULTI 1
Stefan Roesec157d8e2005-08-01 16:41:48 +020089/*define this if you want console on UART1*/
90#undef CONFIG_UART1_CONSOLE
91
92#define CFG_BAUDRATE_TABLE \
93 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
94
95/*-----------------------------------------------------------------------
Stefan Roese84286382005-08-11 18:03:14 +020096 * Environment
Stefan Roesec157d8e2005-08-01 16:41:48 +020097 *----------------------------------------------------------------------*/
Stefan Roese84286382005-08-11 18:03:14 +020098/*
99 * Define here the location of the environment variables (FLASH or EEPROM).
100 * Note: DENX encourages to use redundant environment in FLASH.
101 */
102#if 1
103#define CFG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
104#else
105#define CFG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
106#endif
Stefan Roesec157d8e2005-08-01 16:41:48 +0200107
108/*-----------------------------------------------------------------------
109 * FLASH related
110 *----------------------------------------------------------------------*/
Wolfgang Denk095b8a32005-08-02 17:06:17 +0200111#define CFG_FLASH_CFI /* The flash is CFI compatible */
112#define CFG_FLASH_CFI_DRIVER /* Use common CFI driver */
113#define CFG_FLASH_CFI_AMD_RESET 1 /* AMD RESET for STM 29W320DB! */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200114
115#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
116#define CFG_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
117
118#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
119#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
120
Stefan Roese278bc4b2006-05-10 15:06:58 +0200121#define CFG_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
122
Stefan Roesec157d8e2005-08-01 16:41:48 +0200123#define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
Stefan Roese84286382005-08-11 18:03:14 +0200124
125#ifdef CFG_ENV_IS_IN_FLASH
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200126#define CFG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
Stefan Roese84286382005-08-11 18:03:14 +0200127#define CFG_ENV_ADDR (CFG_MONITOR_BASE-CFG_ENV_SECT_SIZE)
128#define CFG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
129
130/* Address and size of Redundant Environment Sector */
131#define CFG_ENV_ADDR_REDUND (CFG_ENV_ADDR-CFG_ENV_SECT_SIZE)
132#define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)
133#endif /* CFG_ENV_IS_IN_FLASH */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200134
135/*-----------------------------------------------------------------------
136 * DDR SDRAM
137 *----------------------------------------------------------------------*/
Wolfgang Denk095b8a32005-08-02 17:06:17 +0200138#undef CONFIG_SPD_EEPROM /* Don't use SPD EEPROM for setup */
Stefan Roese84286382005-08-11 18:03:14 +0200139#define CFG_KBYTES_SDRAM (128 * 1024) /* 128MB */
140#define CFG_SDRAM_BANKS (2)
141
Stefan Roesec157d8e2005-08-01 16:41:48 +0200142
143/*-----------------------------------------------------------------------
144 * I2C
145 *----------------------------------------------------------------------*/
146#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
147#undef CONFIG_SOFT_I2C /* I2C bit-banged */
148#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
149#define CFG_I2C_SLAVE 0x7F
150
Stefan Roesec157d8e2005-08-01 16:41:48 +0200151#define CFG_I2C_MULTI_EEPROMS
Stefan Roesec157d8e2005-08-01 16:41:48 +0200152#define CFG_I2C_EEPROM_ADDR (0xa8>>1)
153#define CFG_I2C_EEPROM_ADDR_LEN 1
154#define CFG_EEPROM_PAGE_WRITE_ENABLE
155#define CFG_EEPROM_PAGE_WRITE_BITS 3
156#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10
157
Stefan Roese84286382005-08-11 18:03:14 +0200158#ifdef CFG_ENV_IS_IN_EEPROM
159#define CFG_ENV_SIZE 0x200 /* Size of Environment vars */
160#define CFG_ENV_OFFSET 0x0
161#endif /* CFG_ENV_IS_IN_EEPROM */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200162
Stefan Roese84286382005-08-11 18:03:14 +0200163#define CONFIG_PREBOOT "echo;" \
164 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
165 "echo"
166
167#undef CONFIG_BOOTARGS
168
Stefan Roese700200c2007-01-30 17:04:19 +0100169/* Setup some board specific values for the default environment variables */
170#ifndef CONFIG_YELLOWSTONE
171#define CONFIG_HOSTNAME yosemite
172#define CFG_BOOTFILE "bootfile=/tftpboot/yosemite/uImage\0"
173#define CFG_ROOTPATH "rootpath=/opt/eldk/ppc_4xxFP\0"
174#else
175#define CONFIG_HOSTNAME yellowstone
176#define CFG_BOOTFILE "bootfile=/tftpboot/yellowstone/uImage\0"
177#define CFG_ROOTPATH "rootpath=/opt/eldk/ppc_4xx\0"
178#endif
179
Stefan Roese84286382005-08-11 18:03:14 +0200180#define CONFIG_EXTRA_ENV_SETTINGS \
Stefan Roese700200c2007-01-30 17:04:19 +0100181 CFG_BOOTFILE \
182 CFG_ROOTPATH \
Stefan Roese84286382005-08-11 18:03:14 +0200183 "netdev=eth0\0" \
Stefan Roese84286382005-08-11 18:03:14 +0200184 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100185 "nfsroot=${serverip}:${rootpath}\0" \
Stefan Roese84286382005-08-11 18:03:14 +0200186 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100187 "addip=setenv bootargs ${bootargs} " \
188 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
189 ":${hostname}:${netdev}:off panic=1\0" \
190 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
Stefan Roese84286382005-08-11 18:03:14 +0200191 "flash_nfs=run nfsargs addip addtty;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100192 "bootm ${kernel_addr}\0" \
Stefan Roese84286382005-08-11 18:03:14 +0200193 "flash_self=run ramargs addip addtty;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100194 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
195 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
Stefan Roese84286382005-08-11 18:03:14 +0200196 "bootm\0" \
Stefan Roese700200c2007-01-30 17:04:19 +0100197 "bootfile=/tftpboot/${hostname}/uImage\0" \
Stefan Roese84286382005-08-11 18:03:14 +0200198 "kernel_addr=fc000000\0" \
Stefan Roese56ced702006-05-15 15:11:20 +0200199 "ramdisk_addr=fc180000\0" \
Stefan Roese700200c2007-01-30 17:04:19 +0100200 "load=tftp 200000 /tftpboot/${hostname}/u-boot.bin\0" \
Stefan Roese84286382005-08-11 18:03:14 +0200201 "update=protect off fff80000 ffffffff;era fff80000 ffffffff;" \
Stefan Roese700200c2007-01-30 17:04:19 +0100202 "cp.b 200000 fff80000 80000;" \
Stefan Roese84286382005-08-11 18:03:14 +0200203 "setenv filesize;saveenv\0" \
204 "upd=run load;run update\0" \
205 ""
206#define CONFIG_BOOTCOMMAND "run flash_self"
207
208#if 0
209#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
210#else
211#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
212#endif
213
214#define CONFIG_BAUDRATE 115200
215
216#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200217#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
218
Stefan Roese84286382005-08-11 18:03:14 +0200219#define CONFIG_MII 1 /* MII PHY management */
220#define CONFIG_NET_MULTI 1 /* required for netconsole */
221#define CONFIG_PHY1_ADDR 3
Stefan Roesec157d8e2005-08-01 16:41:48 +0200222#define CONFIG_HAS_ETH1 1 /* add support for "eth1addr" */
223#define CONFIG_PHY_ADDR 1 /* PHY address, See schematics */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200224
Stefan Roese1e25f952005-10-20 16:34:28 +0200225#define CFG_RX_ETH_BUFFER 32 /* Number of ethernet rx buffers & descriptors */
226
227#define CONFIG_NETCONSOLE /* include NetConsole support */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200228
229/* Partitions */
230#define CONFIG_MAC_PARTITION
231#define CONFIG_DOS_PARTITION
232#define CONFIG_ISO_PARTITION
233
Stefan Roese846b0dd2005-08-08 12:42:22 +0200234#ifdef CONFIG_440EP
Stefan Roesec157d8e2005-08-01 16:41:48 +0200235/* USB */
Markus Klotzbuecher7b59b3c2006-11-27 11:44:58 +0100236#define CONFIG_USB_OHCI_NEW
Stefan Roesec157d8e2005-08-01 16:41:48 +0200237#define CONFIG_USB_STORAGE
Markus Klotzbuecherdace45a2007-06-06 11:49:43 +0200238#define CFG_OHCI_BE_CONTROLLER
Stefan Roesec157d8e2005-08-01 16:41:48 +0200239
Markus Klotzbuecher53e336e2006-11-27 11:43:09 +0100240#undef CFG_USB_OHCI_BOARD_INIT
241#define CFG_USB_OHCI_CPU_INIT 1
242#define CFG_USB_OHCI_REGS_BASE (CFG_PERIPHERAL_BASE | 0x1000)
243#define CFG_USB_OHCI_SLOT_NAME "ppc440"
244#define CFG_USB_OHCI_MAX_ROOT_PORTS 15
245
Stefan Roese700200c2007-01-30 17:04:19 +0100246/* Comment this out to enable USB 1.1 device */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200247#define USB_2_0_DEVICE
Stefan Roese700200c2007-01-30 17:04:19 +0100248
Stefan Roese700200c2007-01-30 17:04:19 +0100249#define CONFIG_SUPPORT_VFAT
Stefan Roese700200c2007-01-30 17:04:19 +0100250#endif /* CONFIG_440EP */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200251
252#ifdef DEBUG
253#define CONFIG_PANIC_HANG
254#else
255#define CONFIG_HW_WATCHDOG /* watchdog */
256#endif
257
Stefan Roese3b6748e2005-10-14 15:37:34 +0200258
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500259/*
Jon Loeliger079a1362007-07-10 10:12:10 -0500260 * BOOTP options
261 */
262#define CONFIG_BOOTP_BOOTFILESIZE
263#define CONFIG_BOOTP_BOOTPATH
264#define CONFIG_BOOTP_GATEWAY
265#define CONFIG_BOOTP_HOSTNAME
266
267
268/*
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500269 * Command line configuration.
270 */
271#include <config_cmd_default.h>
272
273#define CONFIG_CMD_ASKENV
274#define CONFIG_CMD_DHCP
275#define CONFIG_CMD_DIAG
276#define CONFIG_CMD_ELF
277#define CONFIG_CMD_EEPROM
278#define CONFIG_CMD_I2C
279#define CONFIG_CMD_IRQ
280#define CONFIG_CMD_MII
281#define CONFIG_CMD_NET
282#define CONFIG_CMD_NFS
283#define CONFIG_CMD_PCI
284#define CONFIG_CMD_PING
285#define CONFIG_CMD_REGINFO
286#define CONFIG_CMD_SDRAM
287
288#ifdef CONFIG_440EP
289 #define CONFIG_CMD_USB
290 #define CONFIG_CMD_FAT
291 #define CONFIG_CMD_EXT2
292#endif
293
Stefan Roesec157d8e2005-08-01 16:41:48 +0200294
295/*
296 * Miscellaneous configurable options
297 */
298#define CFG_LONGHELP /* undef to save memory */
Stefan Roese84286382005-08-11 18:03:14 +0200299#define CFG_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500300#if defined(CONFIG_CMD_KGDB)
Stefan Roese84286382005-08-11 18:03:14 +0200301#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200302#else
Stefan Roese84286382005-08-11 18:03:14 +0200303#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200304#endif
Stefan Roese84286382005-08-11 18:03:14 +0200305#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
306#define CFG_MAXARGS 16 /* max number of command args */
307#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200308
Stefan Roese84286382005-08-11 18:03:14 +0200309#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
310#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200311
312#define CFG_LOAD_ADDR 0x100000 /* default load address */
Stefan Roese84286382005-08-11 18:03:14 +0200313#define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */
314#define CONFIG_LYNXKDI 1 /* support kdi files */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200315
Stefan Roese84286382005-08-11 18:03:14 +0200316#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200317
Stefan Roese4f92ed52006-08-07 14:33:32 +0200318#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
319#define CONFIG_LOOPW 1 /* enable loopw command */
320#define CONFIG_MX_CYCLIC 1 /* enable mdc/mwc commands */
321#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
322#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
323
Stefan Roesec157d8e2005-08-01 16:41:48 +0200324/*-----------------------------------------------------------------------
325 * PCI stuff
326 *-----------------------------------------------------------------------
327 */
328/* General PCI */
Stefan Roese84286382005-08-11 18:03:14 +0200329#define CONFIG_PCI /* include pci support */
330#undef CONFIG_PCI_PNP /* do (not) pci plug-and-play */
331#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
332#define CFG_PCI_TARGBASE 0x80000000 /* PCIaddr mapped to CFG_PCI_MEMBASE*/
Stefan Roesec157d8e2005-08-01 16:41:48 +0200333
334/* Board-specific PCI */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200335#define CFG_PCI_TARGET_INIT
336#define CFG_PCI_MASTER_INIT
337
Stefan Roese84286382005-08-11 18:03:14 +0200338#define CFG_PCI_SUBSYS_VENDORID 0x10e8 /* AMCC */
339#define CFG_PCI_SUBSYS_ID 0xcafe /* Whatever */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200340
341/*
342 * For booting Linux, the board info and command line data
343 * have to be in the first 8 MB of memory, since this is
344 * the maximum mapped by the Linux kernel during initialization.
345 */
346#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Stefan Roese84286382005-08-11 18:03:14 +0200347
Stefan Roesec157d8e2005-08-01 16:41:48 +0200348/*-----------------------------------------------------------------------
Stefan Roese36adff32007-01-13 07:59:19 +0100349 * External Bus Controller (EBC) Setup
350 *----------------------------------------------------------------------*/
351#define CFG_FLASH CFG_FLASH_BASE
352#define CFG_CPLD 0x80000000
353
354/* Memory Bank 0 (NOR-FLASH) initialization */
355#define CFG_EBC_PB0AP 0x03017300
356#define CFG_EBC_PB0CR (CFG_FLASH | 0xda000)
357
358/* Memory Bank 2 (CPLD) initialization */
359#define CFG_EBC_PB2AP 0x04814500
360#define CFG_EBC_PB2CR (CFG_CPLD | 0x18000)
361
362/*-----------------------------------------------------------------------
Stefan Roesec157d8e2005-08-01 16:41:48 +0200363 * Cache Configuration
364 */
Wolfgang Denk0c8721a2005-09-23 11:05:55 +0200365#define CFG_DCACHE_SIZE (32<<10) /* For AMCC 440 CPUs */
Stefan Roesec157d8e2005-08-01 16:41:48 +0200366#define CFG_CACHELINE_SIZE 32 /* ... */
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500367#if defined(CONFIG_CMD_KGDB)
Stefan Roesec157d8e2005-08-01 16:41:48 +0200368#define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
369#endif
370
371/*
372 * Internal Definitions
373 *
374 * Boot Flags
375 */
376#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
377#define BOOTFLAG_WARM 0x02 /* Software reboot */
378
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500379#if defined(CONFIG_CMD_KGDB)
Stefan Roesec157d8e2005-08-01 16:41:48 +0200380#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
381#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
382#endif
Stefan Roese84286382005-08-11 18:03:14 +0200383
Stefan Roesec157d8e2005-08-01 16:41:48 +0200384#endif /* __CONFIG_H */