blob: 03868cdd7394998fd9129bfbe5374b72595ee8ff [file] [log] [blame]
wdenk3bac3512003-03-12 10:41:04 +00001/*
2**=====================================================================
3**
4** Copyright (C) 2000, 2001, 2002, 2003
5** The LEOX team <team@leox.org>, http://www.leox.org
6**
7** LEOX.org is about the development of free hardware and software resources
8** for system on chip.
9**
10** Description: U-Boot port on the LEOX's ELPT860 CPU board
11** ~~~~~~~~~~~
12**
13**=====================================================================
14**
15** This program is free software; you can redistribute it and/or
16** modify it under the terms of the GNU General Public License as
17** published by the Free Software Foundation; either version 2 of
18** the License, or (at your option) any later version.
19**
20** This program is distributed in the hope that it will be useful,
21** but WITHOUT ANY WARRANTY; without even the implied warranty of
22** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23** GNU General Public License for more details.
24**
25** You should have received a copy of the GNU General Public License
26** along with this program; if not, write to the Free Software
27** Foundation, Inc., 59 Temple Place, Suite 330, Boston,
28** MA 02111-1307 USA
29**
30**=====================================================================
31*/
32
33/*
34** Note 1: In this file, you have to provide the following functions:
35** ------
wdenkc837dcb2004-01-20 23:12:12 +000036** int board_early_init_f(void)
wdenk3bac3512003-03-12 10:41:04 +000037** int checkboard(void)
Becky Bruce9973e3c2008-06-09 16:03:40 -050038** phys_size_t initdram(int board_type)
wdenk3bac3512003-03-12 10:41:04 +000039** called from 'board_init_f()' into 'common/board.c'
40**
41** void reset_phy(void)
42** called from 'board_init_r()' into 'common/board.c'
43*/
44
45#include <common.h>
46#include <mpc8xx.h>
47
48/* ------------------------------------------------------------------------- */
49
50static long int dram_size (long int, long int *, long int);
51
52/* ------------------------------------------------------------------------- */
53
54#define _NOT_USED_ 0xFFFFFFFF
55
wdenkc83bf6a2004-01-06 22:38:14 +000056const uint init_sdram_table[] = {
57 /*
58 * Single Read. (Offset 0 in UPMA RAM)
59 */
60 0x0FFCCC04, 0xFFFFFC04, 0x0FFC3C04, 0xFFFFFC04,
61 0xFFFFFC04, /* last */
62 /*
63 * SDRAM Initialization (offset 5 in UPMA RAM)
64 *
65 * This is no UPM entry point. The following definition uses
66 * the remaining space to establish an initialization
67 * sequence, which is executed by a RUN command.
68 *
69 */
70 0xFFFFFC04, 0xFFFFFC04, 0x0FFC3C04, /* last */
71 /*
72 * Burst Read. (Offset 8 in UPMA RAM)
73 */
74 0xFFFFFC04, 0xFFFFFC04, 0xFFFFFC04, 0xFFFFFC04,
75 0x0FFC3C04, 0xFFFFFC04, 0xFFFFFC04, 0xFFFFFC04,
76 0xFFFFFC04, 0x0FFC3C04, 0xFFFFFC04, 0xFFFFFC04,
77 0xFFFFFC04, 0xFFFFFC04, 0x0FFC3C04, 0xFFFFFC04, /* last */
78 /*
79 * Single Write. (Offset 18 in UPMA RAM)
80 */
81 0xFFFFFC04, 0xFFFFFC04, 0xFFFFFC04, 0x0FFC3C04,
82 0xFFFFFC04, 0xFFFFFC04, 0x0FFFFC04, 0xFFFFFC04, /* last */
83 /*
84 * Burst Write. (Offset 20 in UPMA RAM)
85 */
86 0x0FFC3C04, 0xFFFFFC04, 0xFFFFFC04, 0xFFFFFC04,
87 0xFFFFFC04, 0x0FFC3C04, 0xFFFFFC04, 0xFFFFFC04,
88 0xFFFFFC04, 0xFFFFFC04, 0xFFFFFC34, 0x0FAC0C34,
89 0xFFFFFC05, 0xFFFFFC04, 0x0FFCFC04, 0xFFFFFC05, /* last */
wdenk3bac3512003-03-12 10:41:04 +000090};
91
wdenkc83bf6a2004-01-06 22:38:14 +000092const uint sdram_table[] = {
93 /*
94 * Single Read. (Offset 0 in UPMA RAM)
95 */
96 0x0F0FFC24, 0x0F0CFC04, 0xFF0FFC04, 0x00AF3C04,
97 0xFF0FFC00, /* last */
98 /*
99 * SDRAM Initialization (offset 5 in UPMA RAM)
100 *
101 * This is no UPM entry point. The following definition uses
102 * the remaining space to establish an initialization
103 * sequence, which is executed by a RUN command.
104 *
105 */
106 0x0FFCCC04, 0xFFAFFC05, 0xFFAFFC05, /* last */
107 /*
108 * Burst Read. (Offset 8 in UPMA RAM)
109 */
110 0x0F0FFC24, 0x0F0CFC04, 0xFF0FFC04, 0x00AF3C04,
111 0xF00FFC00, 0xF00FFC00, 0xF00FFC00, 0xFF0FFC00,
112 0x0FFCCC04, 0xFFAFFC05, 0xFFAFFC04, 0xFFAFFC04,
113 0xFFAFFC04, 0xFFAFFC04, 0xFFAFFC04, 0xFFAFFC04, /* last */
114 /*
115 * Single Write. (Offset 18 in UPMA RAM)
116 */
117 0x0F0FFC24, 0x0F0CFC04, 0xFF0FFC04, 0x00AF0C00,
118 0xFF0FFC04, 0x0FFCCC04, 0xFFAFFC05, /* last */
119 _NOT_USED_,
120 /*
121 * Burst Write. (Offset 20 in UPMA RAM)
122 */
123 0x0F0FFC24, 0x0F0CFC04, 0xFF0FFC00, 0x00AF0C00,
124 0xF00FFC00, 0xF00FFC00, 0xF00FFC04, 0x0FFCCC04,
125 0xFFAFFC04, 0xFFAFFC05, 0xFFAFFC04, 0xFFAFFC04,
126 0xFFAFFC04, 0xFFAFFC04, 0xFFAFFC04, 0xFFAFFC04, /* last */
127 /*
128 * Refresh (Offset 30 in UPMA RAM)
129 */
130 0x0FFC3C04, 0xFFFFFC04, 0xFFFFFC04, 0xFFFFFC04,
131 0xFFFFFC05, 0xFFFFFC04, 0xFFFFFC05, _NOT_USED_,
132 0xFFAFFC04, 0xFFAFFC04, 0xFFAFFC04, 0xFFAFFC04, /* last */
133 /*
134 * Exception. (Offset 3c in UPMA RAM)
135 */
136 0x0FFFFC34, 0x0FAC0C34, 0xFFFFFC05, 0xFFAFFC04, /* last */
wdenk3bac3512003-03-12 10:41:04 +0000137};
138
139/* ------------------------------------------------------------------------- */
140
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200141#define CONFIG_SYS_PC4 0x0800
wdenk3bac3512003-03-12 10:41:04 +0000142
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_DS1 CONFIG_SYS_PC4
wdenk3bac3512003-03-12 10:41:04 +0000144
145/*
146 * Very early board init code (fpga boot, etc.)
147 */
wdenkc837dcb2004-01-20 23:12:12 +0000148int board_early_init_f (void)
wdenk3bac3512003-03-12 10:41:04 +0000149{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200150 volatile immap_t *immr = (immap_t *) CONFIG_SYS_IMMR;
wdenk3bac3512003-03-12 10:41:04 +0000151
wdenkc83bf6a2004-01-06 22:38:14 +0000152 /*
153 * Light up the red led on ELPT860 pcb (DS1) (PCDAT)
154 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155 immr->im_ioport.iop_pcdat &= ~CONFIG_SYS_DS1; /* PCDAT (DS1 = 0) */
156 immr->im_ioport.iop_pcpar &= ~CONFIG_SYS_DS1; /* PCPAR (0=general purpose I/O) */
157 immr->im_ioport.iop_pcdir |= CONFIG_SYS_DS1; /* PCDIR (I/O: 0=input, 1=output) */
wdenk3bac3512003-03-12 10:41:04 +0000158
wdenkc83bf6a2004-01-06 22:38:14 +0000159 return (0); /* success */
wdenk3bac3512003-03-12 10:41:04 +0000160}
161
162/*
163 * Check Board Identity:
164 *
165 * Test ELPT860 ID string
166 *
167 * Return 1 if no second DRAM bank, otherwise returns 0
168 */
169
wdenkc83bf6a2004-01-06 22:38:14 +0000170int checkboard (void)
wdenk3bac3512003-03-12 10:41:04 +0000171{
Wolfgang Denkf0c0b3a2011-05-04 10:32:28 +0000172 char buf[64];
173 int i = getenv_f("serial#", buf, sizeof(buf));
wdenk3bac3512003-03-12 10:41:04 +0000174
Wolfgang Denkf0c0b3a2011-05-04 10:32:28 +0000175 if ((i < 0) || strncmp(buf, "ELPT860", 7))
wdenkc83bf6a2004-01-06 22:38:14 +0000176 printf ("### No HW ID - assuming ELPT860\n");
wdenk8bde7f72003-06-27 21:31:46 +0000177
wdenkc83bf6a2004-01-06 22:38:14 +0000178 return (0); /* success */
wdenk3bac3512003-03-12 10:41:04 +0000179}
180
181/* ------------------------------------------------------------------------- */
182
Becky Bruce9973e3c2008-06-09 16:03:40 -0500183phys_size_t initdram (int board_type)
wdenk3bac3512003-03-12 10:41:04 +0000184{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200185 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
wdenkc83bf6a2004-01-06 22:38:14 +0000186 volatile memctl8xx_t *memctl = &immap->im_memctl;
187 long int size8, size9;
188 long int size_b0 = 0;
wdenk3bac3512003-03-12 10:41:04 +0000189
wdenkc83bf6a2004-01-06 22:38:14 +0000190 /*
191 * This sequence initializes SDRAM chips on ELPT860 board
192 */
193 upmconfig (UPMA, (uint *) init_sdram_table,
194 sizeof (init_sdram_table) / sizeof (uint));
wdenk3bac3512003-03-12 10:41:04 +0000195
wdenkc83bf6a2004-01-06 22:38:14 +0000196 memctl->memc_mptpr = 0x0200;
197 memctl->memc_mamr = 0x18002111;
wdenk3bac3512003-03-12 10:41:04 +0000198
wdenkc83bf6a2004-01-06 22:38:14 +0000199 memctl->memc_mar = 0x00000088;
200 memctl->memc_mcr = 0x80002000; /* CS1: SDRAM bank 0 */
wdenk3bac3512003-03-12 10:41:04 +0000201
wdenkc83bf6a2004-01-06 22:38:14 +0000202 upmconfig (UPMA, (uint *) sdram_table,
203 sizeof (sdram_table) / sizeof (uint));
wdenk3bac3512003-03-12 10:41:04 +0000204
wdenkc83bf6a2004-01-06 22:38:14 +0000205 /*
206 * Preliminary prescaler for refresh (depends on number of
207 * banks): This value is selected for four cycles every 62.4 us
208 * with two SDRAM banks or four cycles every 31.2 us with one
209 * bank. It will be adjusted after memory sizing.
210 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200211 memctl->memc_mptpr = CONFIG_SYS_MPTPR_2BK_8K;
wdenk3bac3512003-03-12 10:41:04 +0000212
wdenkc83bf6a2004-01-06 22:38:14 +0000213 /*
214 * The following value is used as an address (i.e. opcode) for
215 * the LOAD MODE REGISTER COMMAND during SDRAM initialisation. If
216 * the port size is 32bit the SDRAM does NOT "see" the lower two
217 * address lines, i.e. mar=0x00000088 -> opcode=0x00000022 for
218 * MICRON SDRAMs:
219 * -> 0 00 010 0 010
220 * | | | | +- Burst Length = 4
221 * | | | +----- Burst Type = Sequential
222 * | | +------- CAS Latency = 2
223 * | +----------- Operating Mode = Standard
224 * +-------------- Write Burst Mode = Programmed Burst Length
225 */
226 memctl->memc_mar = 0x00000088;
wdenk3bac3512003-03-12 10:41:04 +0000227
wdenkc83bf6a2004-01-06 22:38:14 +0000228 /*
229 * Map controller banks 2 and 3 to the SDRAM banks 2 and 3 at
230 * preliminary addresses - these have to be modified after the
231 * SDRAM size has been determined.
232 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233 memctl->memc_or1 = CONFIG_SYS_OR1_PRELIM;
234 memctl->memc_br1 = CONFIG_SYS_BR1_PRELIM;
wdenk3bac3512003-03-12 10:41:04 +0000235
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200236 memctl->memc_mamr = CONFIG_SYS_MAMR_8COL & (~(MAMR_PTAE)); /* no refresh yet */
wdenk3bac3512003-03-12 10:41:04 +0000237
wdenkc83bf6a2004-01-06 22:38:14 +0000238 udelay (200);
wdenk3bac3512003-03-12 10:41:04 +0000239
wdenkc83bf6a2004-01-06 22:38:14 +0000240 /* perform SDRAM initializsation sequence */
wdenk3bac3512003-03-12 10:41:04 +0000241
wdenkc83bf6a2004-01-06 22:38:14 +0000242 memctl->memc_mcr = 0x80002105; /* CS1: SDRAM bank 0 */
243 udelay (1);
244 memctl->memc_mcr = 0x80002230; /* CS1: SDRAM bank 0 - execute twice */
245 udelay (1);
wdenk3bac3512003-03-12 10:41:04 +0000246
wdenkc83bf6a2004-01-06 22:38:14 +0000247 memctl->memc_mamr |= MAMR_PTAE; /* enable refresh */
wdenk3bac3512003-03-12 10:41:04 +0000248
wdenk3bac3512003-03-12 10:41:04 +0000249 udelay (1000);
wdenk3bac3512003-03-12 10:41:04 +0000250
wdenkc83bf6a2004-01-06 22:38:14 +0000251 /*
252 * Check Bank 0 Memory Size for re-configuration
253 *
254 * try 8 column mode
255 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200256 size8 = dram_size (CONFIG_SYS_MAMR_8COL,
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200257 SDRAM_BASE1_PRELIM, SDRAM_MAX_SIZE);
wdenk3bac3512003-03-12 10:41:04 +0000258
wdenkc83bf6a2004-01-06 22:38:14 +0000259 udelay (1000);
wdenk8bde7f72003-06-27 21:31:46 +0000260
wdenkc83bf6a2004-01-06 22:38:14 +0000261 /*
262 * try 9 column mode
263 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264 size9 = dram_size (CONFIG_SYS_MAMR_9COL,
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200265 SDRAM_BASE1_PRELIM, SDRAM_MAX_SIZE);
wdenk3bac3512003-03-12 10:41:04 +0000266
wdenkc83bf6a2004-01-06 22:38:14 +0000267 if (size8 < size9) { /* leave configuration at 9 columns */
268 size_b0 = size9;
269 /* debug ("SDRAM Bank 0 in 9 column mode: %ld MB\n", size >> 20); */
270 } else { /* back to 8 columns */
wdenk8bde7f72003-06-27 21:31:46 +0000271
wdenkc83bf6a2004-01-06 22:38:14 +0000272 size_b0 = size8;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200273 memctl->memc_mamr = CONFIG_SYS_MAMR_8COL;
wdenkc83bf6a2004-01-06 22:38:14 +0000274 udelay (500);
275 /* debug ("SDRAM Bank 0 in 8 column mode: %ld MB\n", size >> 20); */
276 }
277
278 udelay (1000);
279
280 /*
281 * Adjust refresh rate depending on SDRAM type, both banks
282 * For types > 128 MBit leave it at the current (fast) rate
283 */
284 if (size_b0 < 0x02000000) {
285 /* reduce to 15.6 us (62.4 us / quad) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200286 memctl->memc_mptpr = CONFIG_SYS_MPTPR_2BK_4K;
wdenkc83bf6a2004-01-06 22:38:14 +0000287 udelay (1000);
288 }
289
290 /*
291 * Final mapping: map bigger bank first
292 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200293 memctl->memc_or1 = ((-size_b0) & 0xFFFF0000) | CONFIG_SYS_OR_TIMING_SDRAM;
294 memctl->memc_br1 = (CONFIG_SYS_SDRAM_BASE & BR_BA_MSK) | BR_MS_UPMA | BR_V;
wdenkc83bf6a2004-01-06 22:38:14 +0000295
296 {
297 unsigned long reg;
298
299 /* adjust refresh rate depending on SDRAM type, one bank */
300 reg = memctl->memc_mptpr;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200301 reg >>= 1; /* reduce to CONFIG_SYS_MPTPR_1BK_8K / _4K */
wdenkc83bf6a2004-01-06 22:38:14 +0000302 memctl->memc_mptpr = reg;
303 }
304
305 udelay (10000);
306
307 return (size_b0);
wdenk3bac3512003-03-12 10:41:04 +0000308}
309
310/* ------------------------------------------------------------------------- */
311
312/*
313 * Check memory range for valid RAM. A simple memory test determines
314 * the actually available RAM size between addresses `base' and
315 * `base + maxsize'. Some (not all) hardware errors are detected:
316 * - short between address lines
317 * - short between data lines
318 */
319
wdenk8bde7f72003-06-27 21:31:46 +0000320static long int
wdenkc83bf6a2004-01-06 22:38:14 +0000321dram_size (long int mamr_value, long int *base, long int maxsize)
wdenk3bac3512003-03-12 10:41:04 +0000322{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200323 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
wdenkc83bf6a2004-01-06 22:38:14 +0000324 volatile memctl8xx_t *memctl = &immap->im_memctl;
wdenk8bde7f72003-06-27 21:31:46 +0000325
wdenkc83bf6a2004-01-06 22:38:14 +0000326 memctl->memc_mamr = mamr_value;
wdenk8bde7f72003-06-27 21:31:46 +0000327
wdenkc83bf6a2004-01-06 22:38:14 +0000328 return (get_ram_size (base, maxsize));
wdenk3bac3512003-03-12 10:41:04 +0000329}
330
331/* ------------------------------------------------------------------------- */
332
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200333#define CONFIG_SYS_PA1 0x4000
334#define CONFIG_SYS_PA2 0x2000
wdenk3bac3512003-03-12 10:41:04 +0000335
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200336#define CONFIG_SYS_LBKs (CONFIG_SYS_PA2 | CONFIG_SYS_PA1)
wdenk3bac3512003-03-12 10:41:04 +0000337
wdenkc83bf6a2004-01-06 22:38:14 +0000338void reset_phy (void)
wdenk3bac3512003-03-12 10:41:04 +0000339{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200340 volatile immap_t *immr = (immap_t *) CONFIG_SYS_IMMR;
wdenk8bde7f72003-06-27 21:31:46 +0000341
wdenkc83bf6a2004-01-06 22:38:14 +0000342 /*
343 * Ensure LBK LXT901 ethernet 1 & 2 = 0 ... for normal loopback in effect
344 * and no AUI loopback
345 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200346 immr->im_ioport.iop_padat &= ~CONFIG_SYS_LBKs; /* PADAT (LBK eth 1&2 = 0) */
347 immr->im_ioport.iop_papar &= ~CONFIG_SYS_LBKs; /* PAPAR (0=general purpose I/O) */
348 immr->im_ioport.iop_padir |= CONFIG_SYS_LBKs; /* PADIR (I/O: 0=input, 1=output) */
wdenk3bac3512003-03-12 10:41:04 +0000349}