blob: bb070600021b4a7da9728aaaafd3c9ba132ddf5c [file] [log] [blame]
Michal Simek76316a32007-03-11 13:42:58 +01001/*
Michal Simek4aecfb12010-08-02 14:20:28 +02002 * (C) Copyright 2007-2010 Michal Simek
Michal Simek76316a32007-03-11 13:42:58 +01003 *
Michal Simekcb1bc632007-09-24 00:30:42 +02004 * Michal SIMEK <monstr@monstr.eu>
Michal Simek76316a32007-03-11 13:42:58 +01005 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Michal Simek76316a32007-03-11 13:42:58 +01007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
Michal Simek52a822e2008-12-19 13:14:05 +010012#include "../board/xilinx/microblaze-generic/xparameters.h"
Michal Simek76316a32007-03-11 13:42:58 +010013
Michal Simek4aecfb12010-08-02 14:20:28 +020014/* MicroBlaze CPU */
Michal Simek1a50f1642007-05-08 14:52:52 +020015#define MICROBLAZE_V5 1
Michal Simek76316a32007-03-11 13:42:58 +010016
Stephan Linzbcec8f42012-07-29 00:25:36 +020017/* linear and spi flash memory */
Stephan Linz1fe7e8f2012-06-27 00:28:25 +020018#ifdef XILINX_FLASH_START
19#define FLASH
Stephan Linzbcec8f42012-07-29 00:25:36 +020020#undef SPIFLASH
21#undef RAMENV /* hold environment in flash */
22#else
23#ifdef XILINX_SPI_FLASH_BASEADDR
24#undef FLASH
25#define SPIFLASH
Stephan Linz1fe7e8f2012-06-27 00:28:25 +020026#undef RAMENV /* hold environment in flash */
27#else
28#undef FLASH
Stephan Linzbcec8f42012-07-29 00:25:36 +020029#undef SPIFLASH
Stephan Linz1fe7e8f2012-06-27 00:28:25 +020030#define RAMENV /* hold environment in RAM */
31#endif
Stephan Linzbcec8f42012-07-29 00:25:36 +020032#endif
Stephan Linz1fe7e8f2012-06-27 00:28:25 +020033
Michal Simek76316a32007-03-11 13:42:58 +010034/* uart */
Michal Simekaf7ae1a2008-03-28 12:13:03 +010035#ifdef XILINX_UARTLITE_BASEADDR
Michal Simek4aecfb12010-08-02 14:20:28 +020036# define CONFIG_XILINX_UARTLITE
37# define CONFIG_SERIAL_BASE XILINX_UARTLITE_BASEADDR
38# define CONFIG_BAUDRATE XILINX_UARTLITE_BAUDRATE
39# define CONFIG_SYS_BAUDRATE_TABLE { CONFIG_BAUDRATE }
40# define CONSOLE_ARG "console=console=ttyUL0,115200\0"
Michal Simeke7d591e2008-11-24 11:43:00 +010041#elif XILINX_UART16550_BASEADDR
Michal Simek4aecfb12010-08-02 14:20:28 +020042# define CONFIG_SYS_NS16550 1
43# define CONFIG_SYS_NS16550_SERIAL
Stephan Linz1de55ef2011-11-24 12:32:52 +000044# if defined(__MICROBLAZEEL__)
45# define CONFIG_SYS_NS16550_REG_SIZE -4
46# else
47# define CONFIG_SYS_NS16550_REG_SIZE 4
48# endif
Michal Simek4aecfb12010-08-02 14:20:28 +020049# define CONFIG_CONS_INDEX 1
50# define CONFIG_SYS_NS16550_COM1 \
Stephan Linz1de55ef2011-11-24 12:32:52 +000051 ((XILINX_UART16550_BASEADDR & ~0xF) + 0x1000)
Michal Simek4aecfb12010-08-02 14:20:28 +020052# define CONFIG_SYS_NS16550_CLK XILINX_UART16550_CLOCK_HZ
53# define CONFIG_BAUDRATE 115200
Michal Simeke7d591e2008-11-24 11:43:00 +010054
Michal Simek4aecfb12010-08-02 14:20:28 +020055/* The following table includes the supported baudrates */
56# define CONFIG_SYS_BAUDRATE_TABLE \
57 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
58# define CONSOLE_ARG "console=console=ttyS0,115200\0"
Michal Simeke7d591e2008-11-24 11:43:00 +010059#else
Michal Simek4aecfb12010-08-02 14:20:28 +020060# error Undefined uart
Michal Simekaf7ae1a2008-03-28 12:13:03 +010061#endif
Michal Simek76316a32007-03-11 13:42:58 +010062
63/* setting reset address */
Wolfgang Denk14d0a022010-10-07 21:51:12 +020064/*#define CONFIG_SYS_RESET_ADDRESS CONFIG_SYS_TEXT_BASE*/
Michal Simek76316a32007-03-11 13:42:58 +010065
Michal Simek17980492007-03-26 01:39:07 +020066/* ethernet */
Michal Simek1252df02011-02-28 10:16:09 +010067#undef CONFIG_SYS_ENET
Stephan Linzd1d37b52012-07-04 22:25:31 +020068#if defined(XILINX_EMACLITE_BASEADDR) || defined(CONFIG_OF_CONTROL)
Stephan Linz8422a352012-02-25 00:48:32 +000069# define CONFIG_XILINX_EMACLITE 1
Michal Simek4aecfb12010-08-02 14:20:28 +020070# define CONFIG_SYS_ENET
Stephan Linz8422a352012-02-25 00:48:32 +000071#endif
72#if defined(XILINX_LLTEMAC_BASEADDR)
73# define CONFIG_XILINX_LL_TEMAC 1
Michal Simek4aecfb12010-08-02 14:20:28 +020074# define CONFIG_SYS_ENET
Michal Simeke5845e22008-03-28 11:04:01 +010075#endif
Michal Simeke6341382011-08-31 11:51:50 +020076#if defined(XILINX_AXIEMAC_BASEADDR)
77# define CONFIG_XILINX_AXIEMAC 1
78# define CONFIG_SYS_ENET
79#endif
Michal Simek330e5542008-12-19 13:25:55 +010080
Michal Simeke5845e22008-03-28 11:04:01 +010081#undef ET_DEBUG
Michal Simek17980492007-03-26 01:39:07 +020082
Michal Simek76316a32007-03-11 13:42:58 +010083/* gpio */
Michal Simek4c6a6f02008-03-28 11:22:48 +010084#ifdef XILINX_GPIO_BASEADDR
Michal Simek4e779ad2013-04-24 10:01:20 +020085# define CONFIG_XILINX_GPIO
Michal Simek4aecfb12010-08-02 14:20:28 +020086# define CONFIG_SYS_GPIO_0_ADDR XILINX_GPIO_BASEADDR
Michal Simek4c6a6f02008-03-28 11:22:48 +010087#endif
Michal Simek76316a32007-03-11 13:42:58 +010088
89/* interrupt controller */
Michal Simek4d49b282008-05-04 15:42:41 +020090#ifdef XILINX_INTC_BASEADDR
Michal Simek4aecfb12010-08-02 14:20:28 +020091# define CONFIG_SYS_INTC_0_ADDR XILINX_INTC_BASEADDR
92# define CONFIG_SYS_INTC_0_NUM XILINX_INTC_NUM_INTR_INPUTS
Michal Simek4d49b282008-05-04 15:42:41 +020093#endif
Michal Simek76316a32007-03-11 13:42:58 +010094
95/* timer */
Michal Simekbcbb0462012-06-29 13:46:54 +020096#if defined(XILINX_TIMER_BASEADDR) && defined(XILINX_TIMER_IRQ)
Michal Simek4aecfb12010-08-02 14:20:28 +020097# define CONFIG_SYS_TIMER_0_ADDR XILINX_TIMER_BASEADDR
98# define CONFIG_SYS_TIMER_0_IRQ XILINX_TIMER_IRQ
Michal Simek4d49b282008-05-04 15:42:41 +020099#endif
Michal Simekbcbb0462012-06-29 13:46:54 +0200100
Michal Simek0f21f982013-04-22 11:23:16 +0200101/* watchdog */
102#if defined(XILINX_WATCHDOG_BASEADDR) && defined(XILINX_WATCHDOG_IRQ)
103# define CONFIG_WATCHDOG_BASEADDR XILINX_WATCHDOG_BASEADDR
104# define CONFIG_WATCHDOG_IRQ XILINX_WATCHDOG_IRQ
105# define CONFIG_HW_WATCHDOG
106# define CONFIG_XILINX_TB_WATCHDOG
107#endif
108
Michal Simek76316a32007-03-11 13:42:58 +0100109/*
110 * memory layout - Example
Stephan Linz8f371b12012-07-01 16:44:37 +0200111 * CONFIG_SYS_TEXT_BASE = 0x1200_0000; defined in config.mk
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200112 * CONFIG_SYS_SRAM_BASE = 0x1000_0000;
Stephan Linz8f371b12012-07-01 16:44:37 +0200113 * CONFIG_SYS_SRAM_SIZE = 0x0400_0000; 64MB
114 *
115 * CONFIG_SYS_MONITOR_LEN = 0x40000
116 * CONFIG_SYS_MALLOC_LEN = 3 * CONFIG_SYS_MONITOR_LEN = 0xC0000
Michal Simek76316a32007-03-11 13:42:58 +0100117 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200118 * CONFIG_SYS_GBL_DATA_OFFSET = 0x1000_0000 + 0x0400_0000 - 0x1000 = 0x13FF_F000
Stephan Linz8f371b12012-07-01 16:44:37 +0200119 * CONFIG_SYS_MONITOR_BASE = 0x13FF_F000 - CONFIG_SYS_MONITOR_LEN = 0x13FB_F000
120 * CONFIG_SYS_MALLOC_BASE = 0x13FB_F000 - CONFIG_SYS_MALLOC_LEN = 0x13EF_F000
Michal Simek76316a32007-03-11 13:42:58 +0100121 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200122 * 0x1000_0000 CONFIG_SYS_SDRAM_BASE
Stephan Linz8f371b12012-07-01 16:44:37 +0200123 * MEMTEST_AREA 64kB
Michal Simek76316a32007-03-11 13:42:58 +0100124 * FREE
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200125 * 0x1200_0000 CONFIG_SYS_TEXT_BASE
Michal Simek76316a32007-03-11 13:42:58 +0100126 * U-BOOT code
127 * 0x1202_0000
128 * FREE
129 *
130 * STACK
Stephan Linz8f371b12012-07-01 16:44:37 +0200131 * 0x13EF_F000 CONFIG_SYS_MALLOC_BASE
132 * MALLOC_AREA 768kB Alloc
133 * 0x13FB_F000 CONFIG_SYS_MONITOR_BASE
Michal Simek17980492007-03-26 01:39:07 +0200134 * MONITOR_CODE 256kB Env
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200135 * 0x13FF_F000 CONFIG_SYS_GBL_DATA_OFFSET
Michal Simek853643d2007-09-24 00:41:30 +0200136 * GLOBAL_DATA 4kB bd, gd
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137 * 0x1400_0000 CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_SDRAM_SIZE
Michal Simek76316a32007-03-11 13:42:58 +0100138 */
139
140/* ddr sdram - main memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200141#define CONFIG_SYS_SDRAM_BASE XILINX_RAM_START
142#define CONFIG_SYS_SDRAM_SIZE XILINX_RAM_SIZE
143#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
144#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x1000)
Michal Simek76316a32007-03-11 13:42:58 +0100145
146/* global pointer */
Michal Simek32556442007-04-21 21:07:22 +0200147/* start of global data */
Michal Simek4aecfb12010-08-02 14:20:28 +0200148#define CONFIG_SYS_GBL_DATA_OFFSET \
Michal Simek10202862010-12-21 09:32:44 +0100149 (CONFIG_SYS_SDRAM_SIZE - GENERATED_GBL_DATA_SIZE)
Michal Simek76316a32007-03-11 13:42:58 +0100150
151/* monitor code */
Michal Simek4aecfb12010-08-02 14:20:28 +0200152#define SIZE 0x40000
Michal Simek10202862010-12-21 09:32:44 +0100153#define CONFIG_SYS_MONITOR_LEN SIZE
Michal Simek4aecfb12010-08-02 14:20:28 +0200154#define CONFIG_SYS_MONITOR_BASE \
Michal Simek10202862010-12-21 09:32:44 +0100155 (CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_GBL_DATA_OFFSET \
156 - CONFIG_SYS_MONITOR_LEN - GENERATED_BD_INFO_SIZE)
Michal Simek4aecfb12010-08-02 14:20:28 +0200157#define CONFIG_SYS_MONITOR_END \
158 (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
Stephan Linz7cfb13a2012-06-27 00:28:26 +0200159#define CONFIG_SYS_MALLOC_LEN (SIZE * 3)
Michal Simek4aecfb12010-08-02 14:20:28 +0200160#define CONFIG_SYS_MALLOC_BASE \
161 (CONFIG_SYS_MONITOR_BASE - CONFIG_SYS_MALLOC_LEN)
Michal Simek76316a32007-03-11 13:42:58 +0100162
163/* stack */
Graeme Smecher8fe7b292009-12-07 08:09:57 -0800164#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_MALLOC_BASE
Michal Simek76316a32007-03-11 13:42:58 +0100165
Stephan Linz8f371b12012-07-01 16:44:37 +0200166/*
167 * CFI flash memory layout - Example
168 * CONFIG_SYS_FLASH_BASE = 0x2200_0000;
169 * CONFIG_SYS_FLASH_SIZE = 0x0080_0000; 8MB
170 *
171 * SECT_SIZE = 0x20000; 128kB is one sector
172 * CONFIG_ENV_SIZE = SECT_SIZE; 128kB environment store
173 *
174 * 0x2200_0000 CONFIG_SYS_FLASH_BASE
175 * FREE 256kB
176 * 0x2204_0000 CONFIG_ENV_ADDR
177 * ENV_AREA 128kB
178 * 0x2206_0000
179 * FREE
180 * 0x2280_0000 CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE
181 *
182 */
183
Michal Simek76316a32007-03-11 13:42:58 +0100184#ifdef FLASH
Michal Simek4aecfb12010-08-02 14:20:28 +0200185# define CONFIG_SYS_FLASH_BASE XILINX_FLASH_START
186# define CONFIG_SYS_FLASH_SIZE XILINX_FLASH_SIZE
187# define CONFIG_SYS_FLASH_CFI 1
188# define CONFIG_FLASH_CFI_DRIVER 1
189/* ?empty sector */
190# define CONFIG_SYS_FLASH_EMPTY_INFO 1
191/* max number of memory banks */
192# define CONFIG_SYS_MAX_FLASH_BANKS 1
193/* max number of sectors on one chip */
194# define CONFIG_SYS_MAX_FLASH_SECT 512
195/* hardware flash protection */
196# define CONFIG_SYS_FLASH_PROTECTION
Michal Simek22ff7f42014-01-21 07:26:58 +0100197/* use buffered writes (20x faster) */
198# define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
Michal Simek4aecfb12010-08-02 14:20:28 +0200199# ifdef RAMENV
200# define CONFIG_ENV_IS_NOWHERE 1
201# define CONFIG_ENV_SIZE 0x1000
202# define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
Michal Simek76316a32007-03-11 13:42:58 +0100203
Stephan Linzbcec8f42012-07-29 00:25:36 +0200204# else /* FLASH && !RAMENV */
Michal Simek4aecfb12010-08-02 14:20:28 +0200205# define CONFIG_ENV_IS_IN_FLASH 1
206/* 128K(one sector) for env */
207# define CONFIG_ENV_SECT_SIZE 0x20000
208# define CONFIG_ENV_ADDR \
209 (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE))
210# define CONFIG_ENV_SIZE 0x20000
Stephan Linzbcec8f42012-07-29 00:25:36 +0200211# endif /* FLASH && !RAMBOOT */
Michal Simek76316a32007-03-11 13:42:58 +0100212#else /* !FLASH */
Stephan Linzbcec8f42012-07-29 00:25:36 +0200213
214#ifdef SPIFLASH
215# define CONFIG_SYS_NO_FLASH 1
216# define CONFIG_SYS_SPI_BASE XILINX_SPI_FLASH_BASEADDR
217# define CONFIG_XILINX_SPI 1
218# define CONFIG_SPI 1
219# define CONFIG_SPI_FLASH 1
220# define CONFIG_SPI_FLASH_STMICRO 1
221# define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
222# define CONFIG_SF_DEFAULT_SPEED XILINX_SPI_FLASH_MAX_FREQ
223# define CONFIG_SF_DEFAULT_CS XILINX_SPI_FLASH_CS
224
225# ifdef RAMENV
226# define CONFIG_ENV_IS_NOWHERE 1
227# define CONFIG_ENV_SIZE 0x1000
228# define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
229
230# else /* SPIFLASH && !RAMENV */
231# define CONFIG_ENV_IS_IN_SPI_FLASH 1
232# define CONFIG_ENV_SPI_MODE SPI_MODE_3
233# define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
234# define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
235/* 128K(two sectors) for env */
236# define CONFIG_ENV_SECT_SIZE 0x10000
237# define CONFIG_ENV_SIZE (2 * CONFIG_ENV_SECT_SIZE)
238/* Warning: adjust the offset in respect of other flash content and size */
239# define CONFIG_ENV_OFFSET (128 * CONFIG_ENV_SECT_SIZE) /* at 8MB */
240# endif /* SPIFLASH && !RAMBOOT */
241#else /* !SPIFLASH */
242
Michal Simek4aecfb12010-08-02 14:20:28 +0200243/* ENV in RAM */
244# define CONFIG_SYS_NO_FLASH 1
245# define CONFIG_ENV_IS_NOWHERE 1
246# define CONFIG_ENV_SIZE 0x1000
247# define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
Stephan Linzbcec8f42012-07-29 00:25:36 +0200248#endif /* !SPIFLASH */
Michal Simek76316a32007-03-11 13:42:58 +0100249#endif /* !FLASH */
250
Michal Simek853643d2007-09-24 00:41:30 +0200251/* system ace */
252#ifdef XILINX_SYSACE_BASEADDR
Michal Simek4aecfb12010-08-02 14:20:28 +0200253# define CONFIG_SYSTEMACE
254/* #define DEBUG_SYSTEMACE */
255# define SYSTEMACE_CONFIG_FPGA
256# define CONFIG_SYS_SYSTEMACE_BASE XILINX_SYSACE_BASEADDR
257# define CONFIG_SYS_SYSTEMACE_WIDTH XILINX_SYSACE_MEM_WIDTH
258# define CONFIG_DOS_PARTITION
Michal Simek853643d2007-09-24 00:41:30 +0200259#endif
260
Michal Simeke9b737d2009-01-05 13:29:32 +0100261#if defined(XILINX_USE_ICACHE)
Michal Simek4aecfb12010-08-02 14:20:28 +0200262# define CONFIG_ICACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100263#else
Michal Simek4aecfb12010-08-02 14:20:28 +0200264# undef CONFIG_ICACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100265#endif
266
267#if defined(XILINX_USE_DCACHE)
Michal Simek4aecfb12010-08-02 14:20:28 +0200268# define CONFIG_DCACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100269#else
Michal Simek4aecfb12010-08-02 14:20:28 +0200270# undef CONFIG_DCACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100271#endif
272
Michal Simek58118302012-09-25 10:13:35 +0200273#ifndef XILINX_DCACHE_BYTE_SIZE
274#define XILINX_DCACHE_BYTE_SIZE 32768
275#endif
276
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500277/*
Jon Loeliger079a1362007-07-10 10:12:10 -0500278 * BOOTP options
279 */
280#define CONFIG_BOOTP_BOOTFILESIZE
281#define CONFIG_BOOTP_BOOTPATH
282#define CONFIG_BOOTP_GATEWAY
283#define CONFIG_BOOTP_HOSTNAME
Michal Simek76316a32007-03-11 13:42:58 +0100284
Jon Loeliger079a1362007-07-10 10:12:10 -0500285/*
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500286 * Command line configuration.
287 */
288#include <config_cmd_default.h>
289
290#define CONFIG_CMD_ASKENV
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500291#define CONFIG_CMD_IRQ
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500292#define CONFIG_CMD_MFSL
Michal Simek330e5542008-12-19 13:25:55 +0100293#define CONFIG_CMD_ECHO
Michal Simek4e779ad2013-04-24 10:01:20 +0200294#define CONFIG_CMD_GPIO
Michal Simek4d49b282008-05-04 15:42:41 +0200295
Michal Simeke9b737d2009-01-05 13:29:32 +0100296#if defined(CONFIG_DCACHE) || defined(CONFIG_ICACHE)
Michal Simek4aecfb12010-08-02 14:20:28 +0200297# define CONFIG_CMD_CACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100298#else
Michal Simek4aecfb12010-08-02 14:20:28 +0200299# undef CONFIG_CMD_CACHE
Michal Simeke9b737d2009-01-05 13:29:32 +0100300#endif
301
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200302#ifndef CONFIG_SYS_ENET
Michal Simek4aecfb12010-08-02 14:20:28 +0200303# undef CONFIG_CMD_NET
Michal Simek1252df02011-02-28 10:16:09 +0100304# undef CONFIG_CMD_NFS
Michal Simek4d49b282008-05-04 15:42:41 +0200305#else
Michal Simek4aecfb12010-08-02 14:20:28 +0200306# define CONFIG_CMD_PING
307# define CONFIG_CMD_DHCP
Stephan Linz4eb29cf2012-01-21 22:02:57 +0100308# define CONFIG_CMD_TFTPPUT
Michal Simek4d49b282008-05-04 15:42:41 +0200309#endif
Michal Simek853643d2007-09-24 00:41:30 +0200310
311#if defined(CONFIG_SYSTEMACE)
Michal Simek4aecfb12010-08-02 14:20:28 +0200312# define CONFIG_CMD_EXT2
313# define CONFIG_CMD_FAT
Michal Simek853643d2007-09-24 00:41:30 +0200314#endif
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500315
316#if defined(FLASH)
Michal Simek4aecfb12010-08-02 14:20:28 +0200317# define CONFIG_CMD_ECHO
318# define CONFIG_CMD_FLASH
319# define CONFIG_CMD_IMLS
320# define CONFIG_CMD_JFFS2
Stephan Linz7cfb13a2012-06-27 00:28:26 +0200321# define CONFIG_CMD_UBI
322# undef CONFIG_CMD_UBIFS
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500323
Michal Simek4aecfb12010-08-02 14:20:28 +0200324# if !defined(RAMENV)
325# define CONFIG_CMD_SAVEENV
326# define CONFIG_CMD_SAVES
327# endif
Stephan Linzbcec8f42012-07-29 00:25:36 +0200328
329#else
330#if defined(SPIFLASH)
331# define CONFIG_CMD_SF
332
333# if !defined(RAMENV)
334# define CONFIG_CMD_SAVEENV
335# define CONFIG_CMD_SAVES
336# endif
Michal Simek853643d2007-09-24 00:41:30 +0200337#else
Michal Simek4aecfb12010-08-02 14:20:28 +0200338# undef CONFIG_CMD_IMLS
339# undef CONFIG_CMD_FLASH
340# undef CONFIG_CMD_JFFS2
Stephan Linz2cce2d32012-06-29 23:23:33 +0200341# undef CONFIG_CMD_UBI
342# undef CONFIG_CMD_UBIFS
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500343#endif
Stephan Linzbcec8f42012-07-29 00:25:36 +0200344#endif
Michal Simek76316a32007-03-11 13:42:58 +0100345
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500346#if defined(CONFIG_CMD_JFFS2)
Stephan Linz7cfb13a2012-06-27 00:28:26 +0200347# define CONFIG_MTD_PARTITIONS
348#endif
349
350#if defined(CONFIG_CMD_UBIFS)
351# define CONFIG_CMD_UBI
352# define CONFIG_LZO
353#endif
354
355#if defined(CONFIG_CMD_UBI)
356# define CONFIG_MTD_PARTITIONS
357# define CONFIG_RBTREE
358#endif
359
360#if defined(CONFIG_MTD_PARTITIONS)
361/* MTD partitions */
Stefan Roese68d7d652009-03-19 13:30:36 +0100362#define CONFIG_CMD_MTDPARTS /* mtdparts command line support */
Stefan Roese942556a2009-05-12 14:32:58 +0200363#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
364#define CONFIG_FLASH_CFI_MTD
Stephan Linzc82a5412010-06-21 22:58:10 +0200365#define MTDIDS_DEFAULT "nor0=flash-0"
Michal Simek144876a2007-04-24 23:01:02 +0200366
367/* default mtd partition table */
Stephan Linzc82a5412010-06-21 22:58:10 +0200368#define MTDPARTS_DEFAULT "mtdparts=flash-0:256k(u-boot),"\
Michal Simek144876a2007-04-24 23:01:02 +0200369 "256k(env),3m(kernel),1m(romfs),"\
370 "1m(cramfs),-(jffs2)"
371#endif
372
Michal Simek76316a32007-03-11 13:42:58 +0100373/* Miscellaneous configurable options */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200374#define CONFIG_SYS_PROMPT "U-Boot-mONStR> "
Michal Simek4aecfb12010-08-02 14:20:28 +0200375/* size of console buffer */
376#define CONFIG_SYS_CBSIZE 512
377 /* print buffer size */
378#define CONFIG_SYS_PBSIZE \
379 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
380/* max number of command args */
381#define CONFIG_SYS_MAXARGS 15
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200382#define CONFIG_SYS_LONGHELP
Michal Simek4aecfb12010-08-02 14:20:28 +0200383/* default load address */
384#define CONFIG_SYS_LOAD_ADDR XILINX_RAM_START
Michal Simek76316a32007-03-11 13:42:58 +0100385
Michal Simek330e5542008-12-19 13:25:55 +0100386#define CONFIG_BOOTDELAY -1 /* -1 disables auto-boot */
Michal Simek76316a32007-03-11 13:42:58 +0100387#define CONFIG_BOOTARGS "root=romfs"
Michal Simek330e5542008-12-19 13:25:55 +0100388#define CONFIG_HOSTNAME XILINX_BOARD_NAME
Michal Simek853643d2007-09-24 00:41:30 +0200389#define CONFIG_BOOTCOMMAND "base 0;tftp 11000000 image.img;bootm"
Michal Simek76316a32007-03-11 13:42:58 +0100390#define CONFIG_IPADDR 192.168.0.3
Michal Simek853643d2007-09-24 00:41:30 +0200391#define CONFIG_SERVERIP 192.168.0.5
392#define CONFIG_GATEWAYIP 192.168.0.1
Michal Simek76316a32007-03-11 13:42:58 +0100393#define CONFIG_ETHADDR 00:E0:0C:00:00:FD
394
395/* architecture dependent code */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200396#define CONFIG_SYS_USR_EXCEP /* user exception */
Michal Simek76316a32007-03-11 13:42:58 +0100397
Michal Simek0900bee2009-08-14 13:41:17 +0200398#define CONFIG_PREBOOT "echo U-BOOT for ${hostname};setenv preboot;echo"
Michal Simek144876a2007-04-24 23:01:02 +0200399
Michal Simek4aecfb12010-08-02 14:20:28 +0200400#define CONFIG_EXTRA_ENV_SETTINGS "unlock=yes\0" \
Stephan Linzc82a5412010-06-21 22:58:10 +0200401 "nor0=flash-0\0"\
402 "mtdparts=mtdparts=flash-0:"\
Michal Simek144876a2007-04-24 23:01:02 +0200403 "256k(u-boot),256k(env),3m(kernel),"\
Michal Simek78376452010-06-10 15:46:04 +0200404 "1m(romfs),1m(cramfs),-(jffs2)\0"\
405 "nc=setenv stdout nc;"\
406 "setenv stdin nc\0" \
407 "serial=setenv stdout serial;"\
408 "setenv stdin serial\0"
Michal Simek144876a2007-04-24 23:01:02 +0200409
Michal Simek188dc162008-03-28 11:53:02 +0100410#define CONFIG_CMDLINE_EDITING
Michal Simek188dc162008-03-28 11:53:02 +0100411
Michal Simek78376452010-06-10 15:46:04 +0200412#define CONFIG_NETCONSOLE
413#define CONFIG_SYS_CONSOLE_IS_IN_ENV
414
Michal Simek0900bee2009-08-14 13:41:17 +0200415/* Use the HUSH parser */
416#define CONFIG_SYS_HUSH_PARSER
Michal Simek0900bee2009-08-14 13:41:17 +0200417
Michal Simek37e892d2010-06-25 18:05:28 +0200418/* Enable flat device tree support */
419#define CONFIG_LMB 1
420#define CONFIG_FIT 1
421#define CONFIG_OF_LIBFDT 1
422
Stephan Linz8422a352012-02-25 00:48:32 +0000423#if defined(CONFIG_XILINX_LL_TEMAC) || defined(CONFIG_XILINX_AXIEMAC)
Stephan Linzf5e5e1f2012-02-24 18:33:41 +0100424# define CONFIG_MII 1
425# define CONFIG_CMD_MII 1
426# define CONFIG_PHY_GIGE 1
427# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN 1
428# define CONFIG_PHYLIB 1
429# define CONFIG_PHY_ATHEROS 1
430# define CONFIG_PHY_BROADCOM 1
431# define CONFIG_PHY_DAVICOM 1
432# define CONFIG_PHY_LXT 1
433# define CONFIG_PHY_MARVELL 1
434# define CONFIG_PHY_MICREL 1
435# define CONFIG_PHY_NATSEMI 1
436# define CONFIG_PHY_REALTEK 1
437# define CONFIG_PHY_VITESSE 1
438#else
439# undef CONFIG_MII
440# undef CONFIG_CMD_MII
441# undef CONFIG_PHYLIB
442#endif
443
Michal Simek9d242742014-01-21 07:30:37 +0100444/* SPL part */
Michal Simek9d242742014-01-21 07:30:37 +0100445#define CONFIG_CMD_SPL
446#define CONFIG_SPL_FRAMEWORK
447#define CONFIG_SPL_LIBCOMMON_SUPPORT
448#define CONFIG_SPL_LIBGENERIC_SUPPORT
449#define CONFIG_SPL_SERIAL_SUPPORT
450#define CONFIG_SPL_BOARD_INIT
451
452#define CONFIG_SPL_LDSCRIPT "arch/microblaze/cpu/u-boot-spl.lds"
453
454#define CONFIG_SPL_RAM_DEVICE
455#define CONFIG_SPL_NOR_SUPPORT
456
457/* for booting directly linux */
458#define CONFIG_SPL_OS_BOOT
459
460#define CONFIG_SYS_OS_BASE (CONFIG_SYS_FLASH_BASE + \
461 0x60000)
462#define CONFIG_SYS_FDT_BASE (CONFIG_SYS_FLASH_BASE + \
463 0x40000)
464#define CONFIG_SYS_SPL_ARGS_ADDR (CONFIG_SYS_TEXT_BASE + \
465 0x1000000)
466
467/* SP location before relocation, must use scratch RAM */
468/* BRAM start */
469#define CONFIG_SYS_INIT_RAM_ADDR 0x0
470/* BRAM size - will be generated */
471#define CONFIG_SYS_INIT_RAM_SIZE 0x10000
472/* Stack pointer prior relocation, must situated at on-chip RAM */
473#define CONFIG_SYS_SPL_MALLOC_END (CONFIG_SYS_INIT_RAM_ADDR + \
474 CONFIG_SYS_INIT_RAM_SIZE - \
475 GENERATED_GBL_DATA_SIZE)
476
477#define CONFIG_SYS_SPL_MALLOC_SIZE 0x100
478
479/*
480 * The main reason to do it in this way is that MALLOC_START
481 * can't be defined - common/spl/spl.c
482 */
483#if (CONFIG_SYS_SPL_MALLOC_SIZE != 0)
484# define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SYS_SPL_MALLOC_END - \
485 CONFIG_SYS_SPL_MALLOC_SIZE)
486# define CONFIG_SPL_STACK_ADDR CONFIG_SYS_SPL_MALLOC_START
487#else
488# define CONFIG_SPL_STACK_ADDR CONFIG_SYS_SPL_MALLOC_END
489#endif
490
491/* Just for sure that there is a space for stack */
492#define CONFIG_SPL_STACK_SIZE 0x100
493
494#define CONFIG_SYS_UBOOT_BASE CONFIG_SYS_FLASH_BASE
495#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
496
497#define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_INIT_RAM_SIZE - \
498 CONFIG_SYS_INIT_RAM_ADDR - \
499 GENERATED_GBL_DATA_SIZE - \
500 CONFIG_SYS_SPL_MALLOC_SIZE - \
501 CONFIG_SPL_STACK_SIZE)
502
Michal Simek76316a32007-03-11 13:42:58 +0100503#endif /* __CONFIG_H */