blob: 8f1e3709155f476e47f51860369b130df1c67a5a [file] [log] [blame]
Tom Warrenf01b6312012-12-11 13:34:18 +00001/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Tom Warrenf01b6312012-12-11 13:34:18 +00006 */
7
Tom Warrenbfcf46d2013-02-26 12:18:48 +00008#ifndef _TEGRA_COMMON_H_
9#define _TEGRA_COMMON_H_
Alexey Brodkin1ace4022014-02-26 17:47:58 +040010#include <linux/sizes.h>
Tom Warrenf01b6312012-12-11 13:34:18 +000011#include <linux/stringify.h>
12
13/*
14 * High Level Configuration Options
15 */
16#define CONFIG_ARMCORTEXA9 /* This is an ARM V7 CPU core */
Tom Warrenf01b6312012-12-11 13:34:18 +000017#define CONFIG_SYS_L2CACHE_OFF /* No L2 cache */
18
Tom Warrenf01b6312012-12-11 13:34:18 +000019#include <asm/arch/tegra.h> /* get chip and board defs */
20
Simon Glass47f3d3c2014-06-11 23:29:53 -060021#define CONFIG_DM
22#define CONFIG_CMD_DM
Simon Glass2fccd2d2014-09-03 17:37:03 -060023#define CONFIG_DM_GPIO
Simon Glass858530a2014-09-04 16:27:36 -060024#ifndef CONFIG_SPL_BUILD
25#define CONFIG_DM_SERIAL
26#endif
Simon Glassfda6fac2014-10-13 23:42:13 -060027#define CONFIG_DM_SPI
28#define CONFIG_DM_SPI_FLASH
Simon Glassb0e6ef42014-12-10 08:55:57 -070029#define CONFIG_DM_I2C
Simon Glass47f3d3c2014-06-11 23:29:53 -060030
Rob Herring31df9892013-10-04 10:22:47 -050031#define CONFIG_SYS_TIMER_RATE 1000000
32#define CONFIG_SYS_TIMER_COUNTER NV_PA_TMRUS_BASE
33
Tom Warrenf01b6312012-12-11 13:34:18 +000034/*
35 * Display CPU and Board information
36 */
37#define CONFIG_DISPLAY_CPUINFO
38#define CONFIG_DISPLAY_BOARDINFO
39
40#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Tom Warrenf01b6312012-12-11 13:34:18 +000041
42/* Environment */
43#define CONFIG_ENV_VARS_UBOOT_CONFIG
44#define CONFIG_ENV_SIZE 0x2000 /* Total Size Environment */
45
46/*
47 * Size of malloc() pool
48 */
49#define CONFIG_SYS_MALLOC_LEN (4 << 20) /* 4MB */
Thierry Redingd1e5b402014-12-09 22:25:23 -070050#define CONFIG_SYS_MALLOC_F_LEN (1 << 10)
51
52#define CONFIG_SYS_NONCACHED_MEMORY (1 << 20) /* 1 MiB */
Tom Warrenf01b6312012-12-11 13:34:18 +000053
54/*
Tom Warrenbfcf46d2013-02-26 12:18:48 +000055 * NS16550 Configuration
Tom Warrenf01b6312012-12-11 13:34:18 +000056 */
Simon Glass858530a2014-09-04 16:27:36 -060057#ifdef CONFIG_SPL_BUILD
Tom Warrenf01b6312012-12-11 13:34:18 +000058#define CONFIG_SYS_NS16550_SERIAL
59#define CONFIG_SYS_NS16550_REG_SIZE (-4)
60#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
Simon Glass858530a2014-09-04 16:27:36 -060061#else
62#define CONFIG_TEGRA_SERIAL
63#endif
64#define CONFIG_SYS_NS16550
Tom Warrenf01b6312012-12-11 13:34:18 +000065
66/*
Stephen Warrenf1756032014-04-18 10:56:11 -060067 * Common HW configuration.
68 * If this varies between SoCs later, move to tegraNN-common.h
69 * Note: This is number of devices, not max device ID.
70 */
71#define CONFIG_SYS_MMC_MAX_DEVICE 4
72
73/*
Tom Warrenf01b6312012-12-11 13:34:18 +000074 * select serial console configuration
75 */
76#define CONFIG_CONS_INDEX 1
77
78/* allow to overwrite serial and ethaddr */
79#define CONFIG_ENV_OVERWRITE
80#define CONFIG_BAUDRATE 115200
81
82/* include default commands */
83#include <config_cmd_default.h>
84
85/* remove unused commands */
86#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
87#undef CONFIG_CMD_FPGA /* FPGA configuration support */
88#undef CONFIG_CMD_IMI
89#undef CONFIG_CMD_IMLS
90#undef CONFIG_CMD_NFS /* NFS support */
91#undef CONFIG_CMD_NET /* network support */
92
93/* turn on command-line edit/hist/auto */
Tom Warrenf01b6312012-12-11 13:34:18 +000094#define CONFIG_COMMAND_HISTORY
Tom Warrenf01b6312012-12-11 13:34:18 +000095
Stephen Warren11d9c032013-02-28 15:03:48 +000096/* turn on commonly used storage-related commands */
Stephen Warren11d9c032013-02-28 15:03:48 +000097#define CONFIG_PARTITION_UUIDS
Stephen Warren11d9c032013-02-28 15:03:48 +000098#define CONFIG_CMD_PART
99
Tom Warrenf01b6312012-12-11 13:34:18 +0000100#define CONFIG_SYS_NO_FLASH
101
102#define CONFIG_CONSOLE_MUX
103#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Tom Warrenf01b6312012-12-11 13:34:18 +0000104
105/*
106 * Miscellaneous configurable options
107 */
Tom Warrenf01b6312012-12-11 13:34:18 +0000108#define CONFIG_SYS_PROMPT V_PROMPT
109/*
110 * Increasing the size of the IO buffer as default nfsargs size is more
111 * than 256 and so it is not possible to edit it
112 */
113#define CONFIG_SYS_CBSIZE (256 * 2) /* Console I/O Buffer Size */
114/* Print Buffer Size */
115#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
116 sizeof(CONFIG_SYS_PROMPT) + 16)
117#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
118/* Boot Argument Buffer Size */
119#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
120
121#define CONFIG_SYS_MEMTEST_START (NV_PA_SDRC_CS0 + 0x600000)
122#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
123
Simon Glass9dacbb22014-11-10 17:16:42 -0700124#ifndef CONFIG_SPL_BUILD
Marcel Ziswiler4270d5a2014-08-26 11:49:46 +0200125#define CONFIG_USE_ARCH_MEMCPY
Simon Glass9dacbb22014-11-10 17:16:42 -0700126#endif
Marcel Ziswiler4270d5a2014-08-26 11:49:46 +0200127
Tom Warrenf01b6312012-12-11 13:34:18 +0000128/*-----------------------------------------------------------------------
129 * Physical Memory Map
130 */
131#define CONFIG_NR_DRAM_BANKS 1
132#define PHYS_SDRAM_1 NV_PA_SDRC_CS0
133#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512M */
134
135#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
136#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
137
138#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* 256M */
139
140#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_STACKBASE
141#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_MALLOC_LEN
142#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
143 CONFIG_SYS_INIT_RAM_SIZE - \
144 GENERATED_GBL_DATA_SIZE)
145
146#define CONFIG_TEGRA_GPIO
147#define CONFIG_CMD_GPIO
148#define CONFIG_CMD_ENTERRCM
Tom Warrenf01b6312012-12-11 13:34:18 +0000149
150/* Defines for SPL */
Tom Warrenf01b6312012-12-11 13:34:18 +0000151#define CONFIG_SPL_FRAMEWORK
152#define CONFIG_SPL_RAM_DEVICE
153#define CONFIG_SPL_BOARD_INIT
154#define CONFIG_SPL_NAND_SIMPLE
Albert ARIBAUD6ebc3462013-04-12 05:14:30 +0000155#define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_TEXT_BASE - \
Tom Warrenf01b6312012-12-11 13:34:18 +0000156 CONFIG_SPL_TEXT_BASE)
157#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00010000
158
159#define CONFIG_SPL_LIBCOMMON_SUPPORT
160#define CONFIG_SPL_LIBGENERIC_SUPPORT
161#define CONFIG_SPL_SERIAL_SUPPORT
162#define CONFIG_SPL_GPIO_SUPPORT
163
Simon Glassdd7f65f2013-03-05 14:39:56 +0000164#define CONFIG_SYS_GENERIC_BOARD
Tom Warren3efff992013-03-26 10:39:33 -0700165
Stephen Warrena885f852013-02-28 15:03:45 +0000166/* Misc utility code */
167#define CONFIG_BOUNCE_BUFFER
Tom Warren3efff992013-03-26 10:39:33 -0700168#define CONFIG_CRC32_VERIFY
Simon Glassdd7f65f2013-03-05 14:39:56 +0000169
Stephen Warren68cf64d2014-02-05 09:24:57 -0700170#ifndef CONFIG_SPL_BUILD
171#include <config_distro_defaults.h>
172#endif
173
Tom Warrenf01b6312012-12-11 13:34:18 +0000174#endif /* _TEGRA_COMMON_H_ */