blob: 3ede042adeeffd1c7748f82163ad8901b765c979 [file] [log] [blame]
wdenk2d24a3a2004-06-09 21:50:45 +00001/*
2 * include/configs/mx1ads.h
wdenk49822e22004-06-19 21:19:10 +00003 *
wdenk2d24a3a2004-06-09 21:50:45 +00004 * (c) Copyright 2004
5 * Techware Information Technology, Inc.
6 * http://www.techware.com.tw/
7 *
8 * Ming-Len Wu <minglen_wu@techware.com.tw>
9 *
10 * This is the Configuration setting for Motorola MX1ADS board
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
wdenk281e00a2004-08-01 22:48:16 +000019 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
wdenk2d24a3a2004-06-09 21:50:45 +000020 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
wdenk2d24a3a2004-06-09 21:50:45 +000028#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
wdenk2d24a3a2004-06-09 21:50:45 +000032 * High Level Configuration Options
33 * (easy to change)
34 */
35#define CONFIG_ARM920T 1 /* This is an ARM920T Core */
wdenk281e00a2004-08-01 22:48:16 +000036#define CONFIG_IMX 1 /* It's a Motorola MC9328 SoC */
37#define CONFIG_MX1ADS 1 /* on a Motorola MX1ADS Board */
wdenk281e00a2004-08-01 22:48:16 +000038
39/*
40 * Select serial console configuration
41 */
Jean-Christophe PLAGNIOL-VILLARDd3e55d02009-03-30 18:58:38 +020042#define CONFIG_IMX_SERIAL
wdenk281e00a2004-08-01 22:48:16 +000043#define CONFIG_IMX_SERIAL1 /* internal uart 1 */
44/* #define _CONFIG_UART2 */ /* internal uart 2 */
45/* #define CONFIG_SILENT_CONSOLE */ /* use this to disable output */
wdenk2d24a3a2004-06-09 21:50:45 +000046
Helmut Raiger9660e442011-10-20 04:19:47 +000047#define CONFIG_BOARD_LATE_INIT
wdenk2d24a3a2004-06-09 21:50:45 +000048#define USE_920T_MMU 1
wdenk2d24a3a2004-06-09 21:50:45 +000049
wdenk49822e22004-06-19 21:19:10 +000050#if 0
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020051#define CONFIG_SYS_MX1_GPCR 0x000003AB /* for MX1ADS 0L44N */
52#define CONFIG_SYS_MX1_GPCR 0x000003AB /* for MX1ADS 0L44N */
53#define CONFIG_SYS_MX1_GPCR 0x000003AB /* for MX1ADS 0L44N */
wdenk49822e22004-06-19 21:19:10 +000054#endif
wdenk2d24a3a2004-06-09 21:50:45 +000055
56/*
57 * Size of malloc() pool
58 */
59
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020060#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
wdenk281e00a2004-08-01 22:48:16 +000061
wdenk2d24a3a2004-06-09 21:50:45 +000062/*
63 * CS8900 Ethernet drivers
64 */
Ben Warrenb1c0eaa2009-08-25 13:09:37 -070065#define CONFIG_CS8900 /* we have a CS8900 on-board */
66#define CONFIG_CS8900_BASE 0x15000300
67#define CONFIG_CS8900_BUS16 /* the Linux driver does accesses as shorts */
wdenk2d24a3a2004-06-09 21:50:45 +000068
69/*
70 * select serial console configuration
71 */
72
wdenk281e00a2004-08-01 22:48:16 +000073/* #define CONFIG_UART1 */
wdenk2d24a3a2004-06-09 21:50:45 +000074/* #define CONFIG_UART2 1 */
75
76#define CONFIG_BAUDRATE 115200
77
Jon Loeliger5dc11a52007-07-04 22:33:01 -050078/*
Jon Loeliger7f5c0152007-07-10 09:38:02 -050079 * BOOTP options
80 */
81#define CONFIG_BOOTP_BOOTFILESIZE
82#define CONFIG_BOOTP_BOOTPATH
83#define CONFIG_BOOTP_GATEWAY
84#define CONFIG_BOOTP_HOSTNAME
85
Jon Loeliger7f5c0152007-07-10 09:38:02 -050086/*
Jon Loeliger5dc11a52007-07-04 22:33:01 -050087 * Command line configuration.
88 */
89#include <config_cmd_default.h>
wdenk2d24a3a2004-06-09 21:50:45 +000090
Jon Loeliger5dc11a52007-07-04 22:33:01 -050091#define CONFIG_CMD_CACHE
92#define CONFIG_CMD_REGINFO
93#define CONFIG_CMD_ELF
94
wdenk2d24a3a2004-06-09 21:50:45 +000095#define CONFIG_BOOTDELAY 3
wdenk281e00a2004-08-01 22:48:16 +000096#define CONFIG_BOOTARGS "root=/dev/msdk mem=48M"
wdenk2d24a3a2004-06-09 21:50:45 +000097#define CONFIG_BOOTFILE "mx1ads"
wdenk281e00a2004-08-01 22:48:16 +000098#define CONFIG_BOOTCOMMAND "tftp; bootm"
wdenk2d24a3a2004-06-09 21:50:45 +000099
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500100#if defined(CONFIG_CMD_KGDB)
wdenk2d24a3a2004-06-09 21:50:45 +0000101#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
102 /* what's this ? it's not used anywhere */
103#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
104#endif
105
106/*
107 * Miscellaneous configurable options
108 */
wdenk49822e22004-06-19 21:19:10 +0000109
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200110#define CONFIG_SYS_HUSH_PARSER 1
wdenk49822e22004-06-19 21:19:10 +0000111
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200112#define CONFIG_SYS_LONGHELP /* undef to save memory */
wdenk2d24a3a2004-06-09 21:50:45 +0000113
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200114#ifdef CONFIG_SYS_HUSH_PARSER
115#define CONFIG_SYS_PROMPT "MX1ADS$ " /* Monitor Command Prompt */
wdenk2d24a3a2004-06-09 21:50:45 +0000116#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define CONFIG_SYS_PROMPT "MX1ADS=> " /* Monitor Command Prompt */
wdenk2d24a3a2004-06-09 21:50:45 +0000118#endif
119
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200120#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
121#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
wdenk2d24a3a2004-06-09 21:50:45 +0000122 /* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200123#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
124#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk2d24a3a2004-06-09 21:50:45 +0000125
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126#define CONFIG_SYS_MEMTEST_START 0x09000000 /* memtest works on */
127#define CONFIG_SYS_MEMTEST_END 0x0AF00000 /* 63 MB in DRAM */
wdenk2d24a3a2004-06-09 21:50:45 +0000128
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_LOAD_ADDR 0x08800000 /* default load address */
130/*#define CONFIG_SYS_HZ 1000 */
131#define CONFIG_SYS_HZ 3686400
132#define CONFIG_SYS_CPUSPEED 0x141
wdenk2d24a3a2004-06-09 21:50:45 +0000133
wdenk2d24a3a2004-06-09 21:50:45 +0000134/*-----------------------------------------------------------------------
wdenk2d24a3a2004-06-09 21:50:45 +0000135 * Physical Memory Map
136 */
wdenk49822e22004-06-19 21:19:10 +0000137
wdenk281e00a2004-08-01 22:48:16 +0000138#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of SDRAM */
139#define PHYS_SDRAM_1 0x08000000 /* SDRAM on CSD0 */
140#define PHYS_SDRAM_1_SIZE 0x04000000 /* 64 MB */
wdenk2d24a3a2004-06-09 21:50:45 +0000141
Fabio Estevame845f902011-06-11 15:16:32 +0000142#define CONFIG_SYS_TEXT_BASE 0x10000000
143
144#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
145#define CONFIG_SYS_INIT_RAM_ADDR 0x00300000
146#define CONFIG_SYS_INIT_RAM_SIZE 0x000FFFFF
147#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
148 GENERATED_GBL_DATA_SIZE)
149#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
150 CONFIG_SYS_GBL_DATA_OFFSET)
151
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200152#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* 1 bank of SyncFlash */
153#define CONFIG_SYS_FLASH_BASE 0x0C000000 /* SyncFlash on CSD1 */
wdenk281e00a2004-08-01 22:48:16 +0000154#define FLASH_BANK_SIZE 0x01000000 /* 16 MB Total */
wdenk2d24a3a2004-06-09 21:50:45 +0000155
156/*-----------------------------------------------------------------------
157 * FLASH and environment organization
158 */
159
wdenk2d24a3a2004-06-09 21:50:45 +0000160#define CONFIG_SYNCFLASH 1
161#define PHYS_FLASH_SIZE 0x01000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200162#define CONFIG_SYS_MAX_FLASH_SECT (16)
163#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+0x00ff8000)
wdenk49822e22004-06-19 21:19:10 +0000164
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200165#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200166#define CONFIG_ENV_SIZE 0x04000 /* Total Size of Environment Sector */
167#define CONFIG_ENV_SECT_SIZE 0x100000
wdenk281e00a2004-08-01 22:48:16 +0000168
169/*-----------------------------------------------------------------------
170 * Enable passing ATAGS
171 */
172
173#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
174#define CONFIG_SETUP_MEMORY_TAGS 1
175
176#define CONFIG_SYS_CLK_FREQ 16780000
177#define CONFIG_SYSPLL_CLK_FREQ 16000000
178
wdenk2d24a3a2004-06-09 21:50:45 +0000179#endif /* __CONFIG_H */