blob: dd5d7cd260222d8f6c6428b2822f2e82f98c085b [file] [log] [blame]
Stefan Roese887e2ec2006-09-07 11:51:23 +02001/*
Stefan Roesefc84a842008-03-07 08:01:43 +01002 * (C) Copyright 2006-2008
Stefan Roese887e2ec2006-09-07 11:51:23 +02003 * Stefan Roese, DENX Software Engineering, sr@denx.de.
4 *
5 * (C) Copyright 2006
6 * Jacqueline Pira-Ferriol, AMCC/IBM, jpira-ferriol@fr.ibm.com
7 * Alain Saurel, AMCC/IBM, alain.saurel@fr.ibm.com
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
Larry Johnson214398d2008-01-18 21:49:05 -050025/*
Stefan Roesee8025942007-01-30 17:06:10 +010026 * sequoia.h - configuration for Sequoia & Rainier boards
Larry Johnson214398d2008-01-18 21:49:05 -050027 */
Stefan Roese887e2ec2006-09-07 11:51:23 +020028#ifndef __CONFIG_H
29#define __CONFIG_H
30
Larry Johnson214398d2008-01-18 21:49:05 -050031/*
Stefan Roese887e2ec2006-09-07 11:51:23 +020032 * High Level Configuration Options
Larry Johnson214398d2008-01-18 21:49:05 -050033 */
Stefan Roesee8025942007-01-30 17:06:10 +010034/* This config file is used for Sequoia (440EPx) and Rainier (440GRx) */
Stefan Roese854bc8d2006-09-13 13:51:58 +020035#ifndef CONFIG_RAINIER
Larry Johnson214398d2008-01-18 21:49:05 -050036#define CONFIG_440EPX 1 /* Specific PPC440EPx */
Stefan Roese72675dc2008-06-06 15:55:21 +020037#define CONFIG_HOSTNAME sequoia
Stefan Roese854bc8d2006-09-13 13:51:58 +020038#else
Larry Johnson214398d2008-01-18 21:49:05 -050039#define CONFIG_440GRX 1 /* Specific PPC440GRx */
Stefan Roese72675dc2008-06-06 15:55:21 +020040#define CONFIG_HOSTNAME rainier
Stefan Roese854bc8d2006-09-13 13:51:58 +020041#endif
Larry Johnson214398d2008-01-18 21:49:05 -050042#define CONFIG_440 1 /* ... PPC440 family */
43#define CONFIG_4xx 1 /* ... PPC4xx family */
Stefan Roese72675dc2008-06-06 15:55:21 +020044
Wolfgang Denk2ae18242010-10-06 09:05:45 +020045#ifndef CONFIG_SYS_TEXT_BASE
46#define CONFIG_SYS_TEXT_BASE 0xFFF80000
47#endif
48
Stefan Roese72675dc2008-06-06 15:55:21 +020049/*
50 * Include common defines/options for all AMCC eval boards
51 */
52#include "amcc-common.h"
53
Jeffrey Manne3b8c782007-05-05 08:32:14 +020054/* Detect Sequoia PLL input clock automatically via CPLD bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020055#define CONFIG_SYS_CLK_FREQ ((in8(CONFIG_SYS_BCSR_BASE + 3) & 0x80) ? \
Jeffrey Mann193b4a32007-05-07 19:42:49 +020056 33333333 : 33000000)
Stefan Roese887e2ec2006-09-07 11:51:23 +020057
Anatolij Gustschinbc778812008-02-21 12:52:29 +010058/*
59 * Define this if you want support for video console with radeon 9200 pci card
Wolfgang Denk14d0a022010-10-07 21:51:12 +020060 * Also set CONFIG_SYS_TEXT_BASE to 0xFFF80000 in board/amcc/sequoia/config.mk in this case
Anatolij Gustschinbc778812008-02-21 12:52:29 +010061 */
62#undef CONFIG_VIDEO
63
64#ifdef CONFIG_VIDEO
Stefan Roesed25dfe02007-10-31 17:57:52 +010065/*
66 * 44x dcache supported is working now on sequoia, but we don't enable
67 * it yet since it needs further testing
68 */
Larry Johnson214398d2008-01-18 21:49:05 -050069#define CONFIG_4xx_DCACHE /* enable dcache */
Stefan Roesed25dfe02007-10-31 17:57:52 +010070#endif
71
Larry Johnson214398d2008-01-18 21:49:05 -050072#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
73#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
Stefan Roese887e2ec2006-09-07 11:51:23 +020074
Larry Johnson214398d2008-01-18 21:49:05 -050075/*
76 * Base addresses -- Note these are effective addresses where the actual
77 * resources get mapped (not physical addresses).
78 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020079#define CONFIG_SYS_TLB_FOR_BOOT_FLASH 0x0003
80#define CONFIG_SYS_BOOT_BASE_ADDR 0xf0000000
81#define CONFIG_SYS_FLASH_BASE 0xfc000000 /* start of FLASH */
82#define CONFIG_SYS_NAND_ADDR 0xd0000000 /* NAND Flash */
83#define CONFIG_SYS_OCM_BASE 0xe0010000 /* ocm */
84#define CONFIG_SYS_OCM_DATA_ADDR CONFIG_SYS_OCM_BASE
85#define CONFIG_SYS_PCI_BASE 0xe0000000 /* Internal PCI regs */
86#define CONFIG_SYS_PCI_MEMBASE 0x80000000 /* mapped pci memory */
87#define CONFIG_SYS_PCI_MEMBASE1 CONFIG_SYS_PCI_MEMBASE + 0x10000000
88#define CONFIG_SYS_PCI_MEMBASE2 CONFIG_SYS_PCI_MEMBASE1 + 0x10000000
89#define CONFIG_SYS_PCI_MEMBASE3 CONFIG_SYS_PCI_MEMBASE2 + 0x10000000
Stefan Roese887e2ec2006-09-07 11:51:23 +020090
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020091#define CONFIG_SYS_USB2D0_BASE 0xe0000100
92#define CONFIG_SYS_USB_DEVICE 0xe0000000
93#define CONFIG_SYS_USB_HOST 0xe0000400
94#define CONFIG_SYS_BCSR_BASE 0xc0000000
Stefan Roese887e2ec2006-09-07 11:51:23 +020095
Larry Johnson214398d2008-01-18 21:49:05 -050096/*
Stefan Roese887e2ec2006-09-07 11:51:23 +020097 * Initial RAM & stack pointer
Larry Johnson214398d2008-01-18 21:49:05 -050098 */
Stefan Roese887e2ec2006-09-07 11:51:23 +020099/* 440EPx/440GRx have 16KB of internal SRAM, so no need for D-Cache */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200100#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_BASE /* OCM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200101#define CONFIG_SYS_INIT_RAM_SIZE (4 << 10)
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200102#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Michael Zaidman800eb092010-09-20 08:51:53 +0200103#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET - 0x4)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200104
Larry Johnson214398d2008-01-18 21:49:05 -0500105/*
Stefan Roese887e2ec2006-09-07 11:51:23 +0200106 * Serial Port
Larry Johnson214398d2008-01-18 21:49:05 -0500107 */
Stefan Roese550650d2010-09-20 16:05:31 +0200108#define CONFIG_CONS_INDEX 1 /* Use UART0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200109#define CONFIG_SYS_EXT_SERIAL_CLOCK 11059200 /* ext. 11.059MHz clk */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200110
Larry Johnson214398d2008-01-18 21:49:05 -0500111/*
Stefan Roese887e2ec2006-09-07 11:51:23 +0200112 * Environment
Larry Johnson214398d2008-01-18 21:49:05 -0500113 */
Stefan Roesed8731332009-05-11 13:46:14 +0200114#if defined(CONFIG_NAND_U_BOOT) || defined(CONFIG_NAND_SPL)
115#define CONFIG_ENV_IS_IN_NAND /* use NAND for environ vars */
116#define CONFIG_ENV_IS_EMBEDDED /* use embedded environment */
117#elif defined(CONFIG_SYS_RAMBOOT)
118#define CONFIG_ENV_IS_NOWHERE /* Store env in memory only */
119#define CONFIG_ENV_SIZE (8 << 10)
120/*
121 * In RAM-booting version, we have no environment storage. So we need to
122 * provide at least preliminary MAC addresses for the 4xx EMAC driver to
123 * register the interfaces. Those two addresses are generated via the
124 * tools/gen_eth_addr tool and should only be used in a closed laboratory
125 * environment.
126 */
127#define CONFIG_ETHADDR 4a:56:49:22:3e:43
128#define CONFIG_ETH1ADDR 02:93:53:d5:06:98
Stefan Roese887e2ec2006-09-07 11:51:23 +0200129#else
Stefan Roesed8731332009-05-11 13:46:14 +0200130#define CONFIG_ENV_IS_IN_FLASH /* use FLASH for environ vars */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200131#endif
Stefan Roese887e2ec2006-09-07 11:51:23 +0200132
Stefan Roesed8731332009-05-11 13:46:14 +0200133#if defined(CONFIG_CMD_FLASH)
Larry Johnson214398d2008-01-18 21:49:05 -0500134/*
Stefan Roese887e2ec2006-09-07 11:51:23 +0200135 * FLASH related
Larry Johnson214398d2008-01-18 21:49:05 -0500136 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200138#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200139
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
Stefan Roese887e2ec2006-09-07 11:51:23 +0200141
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
143#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200144
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
146#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200147
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200148#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
149#define CONFIG_SYS_FLASH_PROTECTION 1 /* use hardware flash protection */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200150
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
152#define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200153
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200154#ifdef CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200155#define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200156#define CONFIG_ENV_ADDR ((-CONFIG_SYS_MONITOR_LEN)-CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200157#define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200158
159/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200160#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
161#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200162#endif
Stefan Roesed8731332009-05-11 13:46:14 +0200163#endif /* CONFIG_CMD_FLASH */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200164
Stefan Roese887e2ec2006-09-07 11:51:23 +0200165/*
166 * IPL (Initial Program Loader, integrated inside CPU)
167 * Will load first 4k from NAND (SPL) into cache and execute it from there.
168 *
169 * SPL (Secondary Program Loader)
170 * Will load special U-Boot version (NUB) from NAND and execute it. This SPL
171 * has to fit into 4kByte. It sets up the CPU and configures the SDRAM
172 * controller and the NAND controller so that the special U-Boot image can be
173 * loaded from NAND to SDRAM.
174 *
175 * NUB (NAND U-Boot)
176 * This NAND U-Boot (NUB) is a special U-Boot version which can be started
177 * from RAM. Therefore it mustn't (re-)configure the SDRAM controller.
178 *
179 * On 440EPx the SPL is copied to SDRAM before the NAND controller is
180 * set up. While still running from cache, I experienced problems accessing
181 * the NAND controller. sr - 2006-08-25
182 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_NAND_BOOT_SPL_SRC 0xfffff000 /* SPL location */
184#define CONFIG_SYS_NAND_BOOT_SPL_SIZE (4 << 10) /* SPL size */
185#define CONFIG_SYS_NAND_BOOT_SPL_DST (CONFIG_SYS_OCM_BASE + (12 << 10)) /* Copy SPL here */
186#define CONFIG_SYS_NAND_U_BOOT_DST 0x01000000 /* Load NUB to this addr */
187#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_NAND_U_BOOT_DST /* Start NUB from */
Larry Johnson214398d2008-01-18 21:49:05 -0500188 /* this addr */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200189#define CONFIG_SYS_NAND_BOOT_SPL_DELTA (CONFIG_SYS_NAND_BOOT_SPL_SRC - CONFIG_SYS_NAND_BOOT_SPL_DST)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200190
191/*
192 * Define the partitioning of the NAND chip (only RAM U-Boot is needed here)
193 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#define CONFIG_SYS_NAND_U_BOOT_OFFS (16 << 10) /* Offset to RAM U-Boot image */
195#define CONFIG_SYS_NAND_U_BOOT_SIZE (512 << 10) /* Size of RAM U-Boot image */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200196
197/*
198 * Now the NAND chip has to be defined (no autodetection used!)
199 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200200#define CONFIG_SYS_NAND_PAGE_SIZE 512 /* NAND chip page size */
201#define CONFIG_SYS_NAND_BLOCK_SIZE (16 << 10) /* NAND chip block size */
202#define CONFIG_SYS_NAND_PAGE_COUNT 32 /* NAND chip page count */
203#define CONFIG_SYS_NAND_BAD_BLOCK_POS 5 /* Location of bad block marker */
204#undef CONFIG_SYS_NAND_4_ADDR_CYCLE /* No fourth addr used (<=32MB) */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200205
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200206#define CONFIG_SYS_NAND_ECCSIZE 256
207#define CONFIG_SYS_NAND_ECCBYTES 3
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200208#define CONFIG_SYS_NAND_OOBSIZE 16
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200209#define CONFIG_SYS_NAND_ECCPOS {0, 1, 2, 3, 6, 7}
Stefan Roese9d909602007-06-01 15:29:04 +0200210
Jean-Christophe PLAGNIOL-VILLARD51bfee12008-09-10 22:47:58 +0200211#ifdef CONFIG_ENV_IS_IN_NAND
Stefan Roesed12ae802006-09-12 20:19:10 +0200212/*
213 * For NAND booting the environment is embedded in the U-Boot image. Please take
214 * look at the file board/amcc/sequoia/u-boot-nand.lds for details.
215 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216#define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE
217#define CONFIG_ENV_OFFSET (CONFIG_SYS_NAND_U_BOOT_OFFS + CONFIG_ENV_SIZE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200218#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200219#endif
220
Larry Johnson214398d2008-01-18 21:49:05 -0500221/*
Stefan Roese887e2ec2006-09-07 11:51:23 +0200222 * DDR SDRAM
Larry Johnson214398d2008-01-18 21:49:05 -0500223 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224#define CONFIG_SYS_MBYTES_SDRAM (256) /* 256MB */
Stefan Roesed8731332009-05-11 13:46:14 +0200225#if !defined(CONFIG_NAND_U_BOOT) && !defined(CONFIG_NAND_SPL) && \
226 !defined(CONFIG_SYS_RAMBOOT)
Larry Johnson214398d2008-01-18 21:49:05 -0500227#define CONFIG_DDR_DATA_EYE /* use DDR2 optimization */
Stefan Roese02388982007-01-05 10:38:05 +0100228#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200229#define CONFIG_SYS_MEM_TOP_HIDE (4 << 10) /* don't use last 4kbytes */
Stefan Roese14f73ca2008-03-26 10:14:11 +0100230 /* 440EPx errata CHIP 11 */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200231
Larry Johnson214398d2008-01-18 21:49:05 -0500232/*
Stefan Roese887e2ec2006-09-07 11:51:23 +0200233 * I2C
Larry Johnson214398d2008-01-18 21:49:05 -0500234 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200235#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200236
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200237#define CONFIG_SYS_I2C_MULTI_EEPROMS
238#define CONFIG_SYS_I2C_EEPROM_ADDR (0xa8>>1)
239#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
240#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
241#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
Stefan Roese887e2ec2006-09-07 11:51:23 +0200242
Stefan Roesecfc25872009-10-19 16:19:36 +0200243/* I2C bootstrap EEPROM */
244#define CONFIG_4xx_CONFIG_I2C_EEPROM_ADDR 0x52
245#define CONFIG_4xx_CONFIG_I2C_EEPROM_OFFSET 0
246#define CONFIG_4xx_CONFIG_BLOCKSIZE 16
247
Stefan Roese887e2ec2006-09-07 11:51:23 +0200248/* I2C SYSMON (LM75, AD7414 is almost compatible) */
Larry Johnson214398d2008-01-18 21:49:05 -0500249#define CONFIG_DTT_LM75 1 /* ON Semi's LM75 */
250#define CONFIG_DTT_AD7414 1 /* use AD7414 */
251#define CONFIG_DTT_SENSORS {0} /* Sensor addresses */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200252#define CONFIG_SYS_DTT_MAX_TEMP 70
253#define CONFIG_SYS_DTT_LOW_TEMP -30
254#define CONFIG_SYS_DTT_HYSTERESIS 3
Stefan Roese887e2ec2006-09-07 11:51:23 +0200255
Stefan Roese72675dc2008-06-06 15:55:21 +0200256/*
257 * Default environment variables
258 */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200259#define CONFIG_EXTRA_ENV_SETTINGS \
Stefan Roese72675dc2008-06-06 15:55:21 +0200260 CONFIG_AMCC_DEF_ENV \
261 CONFIG_AMCC_DEF_ENV_POWERPC \
262 CONFIG_AMCC_DEF_ENV_PPC_OLD \
263 CONFIG_AMCC_DEF_ENV_NOR_UPD \
264 CONFIG_AMCC_DEF_ENV_NAND_UPD \
Stefan Roese4ef62512006-11-20 20:39:52 +0100265 "kernel_addr=FC000000\0" \
266 "ramdisk_addr=FC180000\0" \
Stefan Roese887e2ec2006-09-07 11:51:23 +0200267 ""
Stefan Roese887e2ec2006-09-07 11:51:23 +0200268
269#define CONFIG_M88E1111_PHY 1
270#define CONFIG_IBM_EMAC4_V4 1
Stefan Roese887e2ec2006-09-07 11:51:23 +0200271#define CONFIG_PHY_ADDR 0 /* PHY address, See schematics */
272
Larry Johnson214398d2008-01-18 21:49:05 -0500273#define CONFIG_PHY_RESET 1 /* reset phy upon startup */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200274#define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
275
276#define CONFIG_HAS_ETH0
Stefan Roese887e2ec2006-09-07 11:51:23 +0200277#define CONFIG_HAS_ETH1 1 /* add support for "eth1addr" */
278#define CONFIG_PHY1_ADDR 1
279
280/* USB */
Stefan Roese854bc8d2006-09-13 13:51:58 +0200281#ifdef CONFIG_440EPX
Chris Zhang559e2c82010-01-06 13:34:06 -0800282
283#undef CONFIG_USB_EHCI /* OHCI by default */
284
285#ifdef CONFIG_USB_EHCI
286#define CONFIG_USB_EHCI_PPC4XX
287#define CONFIG_SYS_PPC4XX_USB_ADDR 0xe0000300
288#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
289#define CONFIG_EHCI_MMIO_BIG_ENDIAN
290#define CONFIG_EHCI_DESC_BIG_ENDIAN
Chris Zhang559e2c82010-01-06 13:34:06 -0800291#else /* CONFIG_USB_EHCI */
Matthias Fuchs2d146842007-11-09 15:37:53 +0100292#define CONFIG_USB_OHCI_NEW
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200293#define CONFIG_SYS_OHCI_BE_CONTROLLER
Matthias Fuchs2d146842007-11-09 15:37:53 +0100294
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200295#undef CONFIG_SYS_USB_OHCI_BOARD_INIT
296#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
297#define CONFIG_SYS_USB_OHCI_REGS_BASE CONFIG_SYS_USB_HOST
298#define CONFIG_SYS_USB_OHCI_SLOT_NAME "ppc440"
299#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
Chris Zhang559e2c82010-01-06 13:34:06 -0800300#endif
Stefan Roese887e2ec2006-09-07 11:51:23 +0200301
Chris Zhang559e2c82010-01-06 13:34:06 -0800302#define CONFIG_USB_STORAGE
Stefan Roese887e2ec2006-09-07 11:51:23 +0200303/* Comment this out to enable USB 1.1 device */
304#define USB_2_0_DEVICE
305
Stefan Roese854bc8d2006-09-13 13:51:58 +0200306#endif /* CONFIG_440EPX */
307
Stefan Roese887e2ec2006-09-07 11:51:23 +0200308/* Partitions */
309#define CONFIG_MAC_PARTITION
310#define CONFIG_DOS_PARTITION
311#define CONFIG_ISO_PARTITION
312
Jon Loeliger46da1e92007-07-04 22:33:30 -0500313/*
Stefan Roese72675dc2008-06-06 15:55:21 +0200314 * Commands additional to the ones defined in amcc-common.h
Jon Loeliger079a1362007-07-10 10:12:10 -0500315 */
Stefan Roesecfc25872009-10-19 16:19:36 +0200316#define CONFIG_CMD_CHIP_CONFIG
Jon Loeliger46da1e92007-07-04 22:33:30 -0500317#define CONFIG_CMD_DTT
Jon Loeliger46da1e92007-07-04 22:33:30 -0500318#define CONFIG_CMD_FAT
Jon Loeliger46da1e92007-07-04 22:33:30 -0500319#define CONFIG_CMD_NAND
Jon Loeliger46da1e92007-07-04 22:33:30 -0500320#define CONFIG_CMD_PCI
Jon Loeliger46da1e92007-07-04 22:33:30 -0500321#define CONFIG_CMD_SDRAM
322
323#ifdef CONFIG_440EPX
324#define CONFIG_CMD_USB
325#endif
326
Stefan Roese9de469b2007-08-16 10:18:33 +0200327#ifndef CONFIG_RAINIER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200328#define CONFIG_SYS_POST_FPU_ON CONFIG_SYS_POST_FPU
Stefan Roese9de469b2007-08-16 10:18:33 +0200329#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200330#define CONFIG_SYS_POST_FPU_ON 0
Stefan Roese9de469b2007-08-16 10:18:33 +0200331#endif
Stefan Roese887e2ec2006-09-07 11:51:23 +0200332
Stefan Roese9a929172009-04-15 14:06:26 +0200333/*
334 * Don't run the memory POST on the NAND-booting version. It will
335 * overwrite part of the U-Boot image which is already loaded from NAND
336 * to SDRAM.
337 */
Stefan Roesed8731332009-05-11 13:46:14 +0200338#if defined(CONFIG_NAND_U_BOOT) || defined(CONFIG_SYS_RAMBOOT)
Stefan Roese9a929172009-04-15 14:06:26 +0200339#define CONFIG_SYS_POST_MEMORY_ON 0
340#else
341#define CONFIG_SYS_POST_MEMORY_ON CONFIG_SYS_POST_MEMORY
342#endif
343
Igor Lisitsina11e0692007-03-28 19:06:19 +0400344/* POST support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200345#define CONFIG_POST (CONFIG_SYS_POST_CACHE | \
346 CONFIG_SYS_POST_CPU | \
347 CONFIG_SYS_POST_ETHER | \
Stefan Roese9a929172009-04-15 14:06:26 +0200348 CONFIG_SYS_POST_FPU_ON | \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200349 CONFIG_SYS_POST_I2C | \
Stefan Roese9a929172009-04-15 14:06:26 +0200350 CONFIG_SYS_POST_MEMORY_ON | \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200351 CONFIG_SYS_POST_SPR | \
352 CONFIG_SYS_POST_UART)
Igor Lisitsina11e0692007-03-28 19:06:19 +0400353
Igor Lisitsina11e0692007-03-28 19:06:19 +0400354#define CONFIG_LOGBUFFER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200355#define CONFIG_SYS_POST_CACHE_ADDR 0x7fff0000 /* free virtual address */
Igor Lisitsina11e0692007-03-28 19:06:19 +0400356
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200357#define CONFIG_SYS_CONSOLE_IS_IN_ENV /* Otherwise it catches logbuffer as output */
Igor Lisitsina11e0692007-03-28 19:06:19 +0400358
Stefan Roese887e2ec2006-09-07 11:51:23 +0200359#define CONFIG_SUPPORT_VFAT
360
Larry Johnson214398d2008-01-18 21:49:05 -0500361/*
Stefan Roese887e2ec2006-09-07 11:51:23 +0200362 * PCI stuff
Larry Johnson214398d2008-01-18 21:49:05 -0500363 */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200364/* General PCI */
Larry Johnson214398d2008-01-18 21:49:05 -0500365#define CONFIG_PCI /* include pci support */
366#define CONFIG_PCI_PNP /* do pci plug-and-play */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200367#define CONFIG_SYS_PCI_CACHE_LINE_SIZE 0 /* to avoid problems with PNP */
Larry Johnson214398d2008-01-18 21:49:05 -0500368#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200369#define CONFIG_SYS_PCI_TARGBASE 0x80000000 /* PCIaddr mapped to */
370 /* CONFIG_SYS_PCI_MEMBASE */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200371/* Board-specific PCI */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200372#define CONFIG_SYS_PCI_TARGET_INIT
373#define CONFIG_SYS_PCI_MASTER_INIT
Stefan Roesea760b022009-11-12 16:41:09 +0100374#define CONFIG_SYS_PCI_BOARD_FIXUP_IRQ
Stefan Roese887e2ec2006-09-07 11:51:23 +0200375
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200376#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x10e8 /* AMCC */
377#define CONFIG_SYS_PCI_SUBSYS_ID 0xcafe /* Whatever */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200378
379/*
Stefan Roese887e2ec2006-09-07 11:51:23 +0200380 * External Bus Controller (EBC) Setup
Larry Johnson214398d2008-01-18 21:49:05 -0500381 */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200382
383/*
384 * On Sequoia CS0 and CS3 are switched when configuring for NAND booting
385 */
Stefan Roesed8731332009-05-11 13:46:14 +0200386#if !defined(CONFIG_NAND_U_BOOT) && !defined(CONFIG_NAND_SPL) && \
387 !defined(CONFIG_SYS_RAMBOOT)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200388#define CONFIG_SYS_NAND_CS 3 /* NAND chip connected to CSx */
Larry Johnson214398d2008-01-18 21:49:05 -0500389/* Memory Bank 0 (NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200390#define CONFIG_SYS_EBC_PB0AP 0x03017200
391#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_FLASH_BASE | 0xda000)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200392
Larry Johnson214398d2008-01-18 21:49:05 -0500393/* Memory Bank 3 (NAND-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200394#define CONFIG_SYS_EBC_PB3AP 0x018003c0
395#define CONFIG_SYS_EBC_PB3CR (CONFIG_SYS_NAND_ADDR | 0x1c000)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200396#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200397#define CONFIG_SYS_NAND_CS 0 /* NAND chip connected to CSx */
Larry Johnson214398d2008-01-18 21:49:05 -0500398/* Memory Bank 3 (NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200399#define CONFIG_SYS_EBC_PB3AP 0x03017200
400#define CONFIG_SYS_EBC_PB3CR (CONFIG_SYS_FLASH_BASE | 0xda000)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200401
Larry Johnson214398d2008-01-18 21:49:05 -0500402/* Memory Bank 0 (NAND-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200403#define CONFIG_SYS_EBC_PB0AP 0x018003c0
404#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_NAND_ADDR | 0x1c000)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200405#endif
406
Larry Johnson214398d2008-01-18 21:49:05 -0500407/* Memory Bank 2 (CPLD) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200408#define CONFIG_SYS_EBC_PB2AP 0x24814580
409#define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_BCSR_BASE | 0x38000)
Stefan Roese887e2ec2006-09-07 11:51:23 +0200410
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200411#define CONFIG_SYS_BCSR5_PCI66EN 0x80
Stefan Roese5a5958b2007-10-15 11:29:33 +0200412
Larry Johnson214398d2008-01-18 21:49:05 -0500413/*
Stefan Roese43a2b0e2006-10-20 14:28:52 +0200414 * NAND FLASH
Larry Johnson214398d2008-01-18 21:49:05 -0500415 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200416#define CONFIG_SYS_MAX_NAND_DEVICE 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200417#define CONFIG_SYS_NAND_BASE (CONFIG_SYS_NAND_ADDR + CONFIG_SYS_NAND_CS)
418#define CONFIG_SYS_NAND_SELECT_DEVICE 1 /* nand driver supports mutipl. chips */
Stefan Roese43a2b0e2006-10-20 14:28:52 +0200419
Larry Johnson214398d2008-01-18 21:49:05 -0500420/*
Lawrence R. Johnsonb05e8bf2008-01-04 02:11:56 -0500421 * PPC440 GPIO Configuration
422 */
423/* test-only: take GPIO init from pcs440ep ???? in config file */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200424#define CONFIG_SYS_4xx_GPIO_TABLE { /* Out GPIO Alternate1 Alternate2 Alternate3 */ \
Lawrence R. Johnsonb05e8bf2008-01-04 02:11:56 -0500425{ \
426/* GPIO Core 0 */ \
427{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO0 EBC_ADDR(7) DMA_REQ(2) */ \
428{GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO1 EBC_ADDR(6) DMA_ACK(2) */ \
429{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO2 EBC_ADDR(5) DMA_EOT/TC(2) */ \
430{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO3 EBC_ADDR(4) DMA_REQ(3) */ \
431{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO4 EBC_ADDR(3) DMA_ACK(3) */ \
432{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO5 EBC_ADDR(2) DMA_EOT/TC(3) */ \
433{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO6 EBC_CS_N(1) */ \
434{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO7 EBC_CS_N(2) */ \
435{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO8 EBC_CS_N(3) */ \
436{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO9 EBC_CS_N(4) */ \
437{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO10 EBC_CS_N(5) */ \
438{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO11 EBC_BUS_ERR */ \
439{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO12 */ \
440{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO13 */ \
441{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO14 */ \
442{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO15 */ \
443{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO16 GMCTxD(4) */ \
444{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO17 GMCTxD(5) */ \
445{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO18 GMCTxD(6) */ \
446{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO19 GMCTxD(7) */ \
447{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO20 RejectPkt0 */ \
448{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO21 RejectPkt1 */ \
449{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO22 */ \
450{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO23 SCPD0 */ \
451{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO24 GMCTxD(2) */ \
452{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO25 GMCTxD(3) */ \
453{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO26 */ \
454{GPIO0_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO27 EXT_EBC_REQ USB2D_RXERROR */ \
455{GPIO0_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO28 USB2D_TXVALID */ \
456{GPIO0_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO29 EBC_EXT_HDLA USB2D_PAD_SUSPNDM */ \
457{GPIO0_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO30 EBC_EXT_ACK USB2D_XCVRSELECT*/ \
458{GPIO0_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO31 EBC_EXR_BUSREQ USB2D_TERMSELECT*/ \
459}, \
460{ \
461/* GPIO Core 1 */ \
462{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO32 USB2D_OPMODE0 EBC_DATA(2) */ \
463{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO33 USB2D_OPMODE1 EBC_DATA(3) */ \
Steven A. Falcoeab10072008-08-06 15:42:52 -0400464{GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO34 UART0_8PIN_DCD_N UART1_DSR_CTS_N UART2_SOUT*/ \
465{GPIO1_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO35 UART0_8PIN_DSR_N UART1_RTS_DTR_N UART2_SIN*/ \
466{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO36 UART0_CTS_N EBC_DATA(0) UART3_SIN*/ \
467{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_1}, /* GPIO37 UART0_RTS_N EBC_DATA(1) UART3_SOUT*/ \
468{GPIO1_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO38 UART0_8PIN_DTR_N UART1_SOUT */ \
469{GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO39 UART0_8PIN_RI_N UART1_SIN */ \
Lawrence R. Johnsonb05e8bf2008-01-04 02:11:56 -0500470{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO40 UIC_IRQ(0) */ \
471{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO41 UIC_IRQ(1) */ \
472{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO42 UIC_IRQ(2) */ \
473{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO43 UIC_IRQ(3) */ \
474{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO44 UIC_IRQ(4) DMA_ACK(1) */ \
475{GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO45 UIC_IRQ(6) DMA_EOT/TC(1) */ \
476{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO46 UIC_IRQ(7) DMA_REQ(0) */ \
477{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO47 UIC_IRQ(8) DMA_ACK(0) */ \
478{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO48 UIC_IRQ(9) DMA_EOT/TC(0) */ \
479{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO49 Unselect via TraceSelect Bit */ \
480{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO50 Unselect via TraceSelect Bit */ \
481{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO51 Unselect via TraceSelect Bit */ \
482{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO52 Unselect via TraceSelect Bit */ \
483{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO53 Unselect via TraceSelect Bit */ \
484{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO54 Unselect via TraceSelect Bit */ \
485{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO55 Unselect via TraceSelect Bit */ \
486{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO56 Unselect via TraceSelect Bit */ \
487{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO57 Unselect via TraceSelect Bit */ \
488{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO58 Unselect via TraceSelect Bit */ \
489{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO59 Unselect via TraceSelect Bit */ \
490{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO60 Unselect via TraceSelect Bit */ \
491{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO61 Unselect via TraceSelect Bit */ \
492{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO62 Unselect via TraceSelect Bit */ \
493{GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO63 Unselect via TraceSelect Bit */ \
494} \
495}
496
Anatolij Gustschinbc778812008-02-21 12:52:29 +0100497#ifdef CONFIG_VIDEO
498#define CONFIG_BIOSEMU /* x86 bios emulator for vga bios */
499#define CONFIG_ATI_RADEON_FB /* use radeon framebuffer driver */
500#define VIDEO_IO_OFFSET 0xe8000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200501#define CONFIG_SYS_ISA_IO_BASE_ADDRESS VIDEO_IO_OFFSET
Anatolij Gustschinbc778812008-02-21 12:52:29 +0100502#define CONFIG_VIDEO_SW_CURSOR
503#define CONFIG_VIDEO_LOGO
504#define CONFIG_CFB_CONSOLE
505#define CONFIG_SPLASH_SCREEN
506#define CONFIG_VGA_AS_SINGLE_DEVICE
507#define CONFIG_CMD_BMP
508#endif
509
Larry Johnson214398d2008-01-18 21:49:05 -0500510#endif /* __CONFIG_H */