blob: df12dc11aee81bfe1f2490ea4413ec4923c6d0c0 [file] [log] [blame]
wdenk56523f12004-07-11 17:40:54 +00001/*
Wolfgang Denk69445d62014-10-24 15:33:43 +02002 * (C) Copyright 2003-2014
wdenk56523f12004-07-11 17:40:54 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denk45a212c2006-07-19 17:52:30 +02005 * (C) Copyright 2004-2006
wdenk56523f12004-07-11 17:40:54 +00006 * Martin Krause, TQ-Systems GmbH, martin.krause@tqs.de
7 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02008 * SPDX-License-Identifier: GPL-2.0+
wdenk56523f12004-07-11 17:40:54 +00009 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
wdenk56523f12004-07-11 17:40:54 +000014/*
15 * High Level Configuration Options
16 * (easy to change)
17 */
18
Masahiro Yamadab2a6dfe2014-01-16 11:03:07 +090019#define CONFIG_MPC5200 1 /* This is an MPC5200 CPU */
Wolfgang Denk5078cce2006-07-21 11:16:34 +020020#define CONFIG_TQM5200 1 /* ... on TQM5200 module */
21#undef CONFIG_TQM5200_REV100 /* define for revision 100 modules */
wdenk56523f12004-07-11 17:40:54 +000022
Wolfgang Denk2ae18242010-10-06 09:05:45 +020023/*
24 * Valid values for CONFIG_SYS_TEXT_BASE are:
25 * 0xFC000000 boot low (standard configuration with room for
26 * max 64 MByte Flash ROM)
27 * 0xFFF00000 boot high (for a backup copy of U-Boot)
28 * 0x00100000 boot from RAM (for testing only)
29 */
30#ifndef CONFIG_SYS_TEXT_BASE
31#define CONFIG_SYS_TEXT_BASE 0xFC000000
32#endif
33
Wolfgang Denk5196a7a2006-08-18 23:27:33 +020034/* On a Cameron or on a FO300 board or ... */
Heiko Schocher98e69562010-12-04 08:34:04 +010035#if !defined(CONFIG_CAM5200) && !defined(CONFIG_CHARON) \
36 && !defined(CONFIG_FO300)
Wolfgang Denk5078cce2006-07-21 11:16:34 +020037#define CONFIG_STK52XX 1 /* ... on a STK52XX board */
38#endif
wdenk56523f12004-07-11 17:40:54 +000039
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020040#define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */
wdenk56523f12004-07-11 17:40:54 +000041
Becky Bruce31d82672008-05-08 19:02:12 -050042#define CONFIG_HIGH_BATS 1 /* High BATs supported */
43
wdenk56523f12004-07-11 17:40:54 +000044/*
45 * Serial console configuration
46 */
Wolfgang Denk5078cce2006-07-21 11:16:34 +020047#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
48#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020049#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Axel Beierleinbef92e22008-08-16 00:30:48 +020050#define CONFIG_BOOTCOUNT_LIMIT 1
wdenk56523f12004-07-11 17:40:54 +000051
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020052#ifdef CONFIG_FO300
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020053#define CONFIG_SYS_DEVICE_NULLDEV 1 /* enable null device */
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020054#define CONFIG_SILENT_CONSOLE 1 /* enable silent startup */
55#define CONFIG_BOARD_EARLY_INIT_F 1 /* used to detect S1 switch position */
Bartlomiej Siekaddde6b72006-08-22 10:38:18 +020056#define CONFIG_USB_BIN_FIXUP 1 /* for a buggy USB device */
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020057#if 0
58#define FO300_SILENT_CONSOLE_WHEN_S1_CLOSED 1 /* silent console on PSC1 when S1 */
59 /* switch is closed */
60#endif
61
62#undef FO300_SILENT_CONSOLE_WHEN_S1_CLOSED /* silent console on PSC1 when S1 */
63 /* switch is open */
Wolfgang Denk5196a7a2006-08-18 23:27:33 +020064#endif /* CONFIG_FO300 */
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020065
Heiko Schocher98e69562010-12-04 08:34:04 +010066#if defined(CONFIG_CHARON) || defined(CONFIG_STK52XX)
wdenk7e6bf352004-12-12 22:06:17 +000067#define CONFIG_PS2KBD /* AT-PS/2 Keyboard */
68#define CONFIG_PS2MULT /* .. on PS/2 Multiplexer */
69#define CONFIG_PS2SERIAL 6 /* .. on PSC6 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020070#define CONFIG_PS2MULT_DELAY (CONFIG_SYS_HZ/2) /* Initial delay */
wdenk7e6bf352004-12-12 22:06:17 +000071#define CONFIG_BOARD_EARLY_INIT_R
72#endif /* CONFIG_STK52XX */
wdenk56523f12004-07-11 17:40:54 +000073
wdenk56523f12004-07-11 17:40:54 +000074/*
75 * PCI Mapping:
76 * 0x40000000 - 0x4fffffff - PCI Memory
77 * 0x50000000 - 0x50ffffff - PCI IO Space
78 */
Heiko Schocher98e69562010-12-04 08:34:04 +010079#if defined(CONFIG_CHARON) || defined(CONFIG_STK52XX)
wdenk7e6bf352004-12-12 22:06:17 +000080#define CONFIG_PCI 1
wdenk56523f12004-07-11 17:40:54 +000081#define CONFIG_PCI_PNP 1
wdenk31a64922004-08-28 21:09:14 +000082/* #define CONFIG_PCI_SCAN_SHOW 1 */
wdenk56523f12004-07-11 17:40:54 +000083
84#define CONFIG_PCI_MEM_BUS 0x40000000
85#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
86#define CONFIG_PCI_MEM_SIZE 0x10000000
87
88#define CONFIG_PCI_IO_BUS 0x50000000
89#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
90#define CONFIG_PCI_IO_SIZE 0x01000000
91
Wolfgang Denkcd65a3d2006-06-16 16:11:34 +020092#define CONFIG_EEPRO100 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020093#define CONFIG_SYS_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */
wdenk56523f12004-07-11 17:40:54 +000094#define CONFIG_NS8382X 1
wdenk83e40ba2005-03-31 18:42:15 +000095#endif /* CONFIG_STK52XX */
wdenk56523f12004-07-11 17:40:54 +000096
wdenk8f0b7cb2005-03-27 23:41:39 +000097/*
98 * Video console
99 */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200100#ifndef CONFIG_TQM5200S /* No graphics controller on TQM5200S */
wdenk8f0b7cb2005-03-27 23:41:39 +0000101#define CONFIG_VIDEO
102#define CONFIG_VIDEO_SM501
103#define CONFIG_VIDEO_SM501_32BPP
104#define CONFIG_CFB_CONSOLE
105#define CONFIG_VIDEO_LOGO
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200106
107#ifndef CONFIG_FO300
wdenk8f0b7cb2005-03-27 23:41:39 +0000108#define CONFIG_CONSOLE_EXTRA_INFO
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200109#else
110#define CONFIG_VIDEO_BMP_LOGO
111#endif
112
113#define CONFIG_VGA_AS_SINGLE_DEVICE
wdenk8f0b7cb2005-03-27 23:41:39 +0000114#define CONFIG_VIDEO_SW_CURSOR
115#define CONFIG_SPLASH_SCREEN
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200116#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200117#endif /* #ifndef CONFIG_TQM5200S */
wdenk56523f12004-07-11 17:40:54 +0000118
wdenk56523f12004-07-11 17:40:54 +0000119/* Partitions */
wdenk89c02e22005-03-16 16:32:26 +0000120#define CONFIG_MAC_PARTITION
wdenk56523f12004-07-11 17:40:54 +0000121#define CONFIG_DOS_PARTITION
wdenk8f0b7cb2005-03-27 23:41:39 +0000122#define CONFIG_ISO_PARTITION
wdenk56523f12004-07-11 17:40:54 +0000123
124/* USB */
Heiko Schocher98e69562010-12-04 08:34:04 +0100125#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
126 defined(CONFIG_STK52XX)
Markus Klotzbuecher7b59b3c2006-11-27 11:44:58 +0100127#define CONFIG_USB_OHCI_NEW
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200128#define CONFIG_SYS_OHCI_BE_CONTROLLER
Markus Klotzbuecher53e336e2006-11-27 11:43:09 +0100129
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130#undef CONFIG_SYS_USB_OHCI_BOARD_INIT
131#define CONFIG_SYS_USB_OHCI_CPU_INIT
132#define CONFIG_SYS_USB_OHCI_REGS_BASE MPC5XXX_USB
133#define CONFIG_SYS_USB_OHCI_SLOT_NAME "mpc5200"
134#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
Markus Klotzbuecher53e336e2006-11-27 11:43:09 +0100135
wdenk56523f12004-07-11 17:40:54 +0000136#endif
137
Wolfgang Denk135ae002006-07-22 01:20:03 +0200138#ifndef CONFIG_CAM5200
wdenk56523f12004-07-11 17:40:54 +0000139/* POST support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140#define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
141 CONFIG_SYS_POST_CPU | \
142 CONFIG_SYS_POST_I2C)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200143#endif
wdenk56523f12004-07-11 17:40:54 +0000144
145#ifdef CONFIG_POST
wdenk56523f12004-07-11 17:40:54 +0000146/* preserve space for the post_word at end of on-chip SRAM */
147#define MPC5XXX_SRAM_POST_SIZE MPC5XXX_SRAM_SIZE-4
wdenk56523f12004-07-11 17:40:54 +0000148#endif
149
wdenk56523f12004-07-11 17:40:54 +0000150/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500151 * BOOTP options
wdenk56523f12004-07-11 17:40:54 +0000152 */
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500153#define CONFIG_BOOTP_BOOTFILESIZE
154#define CONFIG_BOOTP_BOOTPATH
155#define CONFIG_BOOTP_GATEWAY
156#define CONFIG_BOOTP_HOSTNAME
wdenk56523f12004-07-11 17:40:54 +0000157
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500158/*
Jon Loeliger26946902007-07-04 22:30:50 -0500159 * Command line configuration.
wdenk56523f12004-07-11 17:40:54 +0000160 */
Jon Loeliger26946902007-07-04 22:30:50 -0500161#define CONFIG_CMD_DATE
Jon Loeliger26946902007-07-04 22:30:50 -0500162#define CONFIG_CMD_EEPROM
Jon Loeliger26946902007-07-04 22:30:50 -0500163#define CONFIG_CMD_JFFS2
Jon Loeliger26946902007-07-04 22:30:50 -0500164#define CONFIG_CMD_REGINFO
Jon Loeliger26946902007-07-04 22:30:50 -0500165#define CONFIG_CMD_BSP
166
167#ifdef CONFIG_VIDEO
168 #define CONFIG_CMD_BMP
169#endif
170
171#ifdef CONFIG_PCI
Marian Balakowicz2b2a5872007-10-05 10:40:54 +0200172#define CONFIG_CMD_PCI
TsiChung Liewf33fca22008-03-30 01:19:06 -0500173#define CONFIG_PCIAUTO_SKIP_HOST_BRIDGE 1
Jon Loeliger26946902007-07-04 22:30:50 -0500174#endif
175
Heiko Schocher98e69562010-12-04 08:34:04 +0100176#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
177 defined(CONFIG_MINIFAP) || defined(CONFIG_STK52XX)
Jon Loeliger26946902007-07-04 22:30:50 -0500178 #define CONFIG_CMD_IDE
Jon Loeliger26946902007-07-04 22:30:50 -0500179#endif
180
Heiko Schocher98e69562010-12-04 08:34:04 +0100181#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
182 defined(CONFIG_STK52XX)
Jon Loeliger26946902007-07-04 22:30:50 -0500183 #define CONFIG_CFG_USB
184 #define CONFIG_CFG_FAT
185#endif
186
Jon Loeligeraf075ee2007-07-08 17:02:01 -0500187#ifdef CONFIG_POST
188 #define CONFIG_CMD_DIAG
189#endif
190
wdenk151ab832005-02-24 22:44:16 +0000191#define CONFIG_TIMESTAMP /* display image timestamps */
192
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200193#if (CONFIG_SYS_TEXT_BASE != 0xFFF00000)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194# define CONFIG_SYS_LOWBOOT 1 /* Boot low */
wdenk56523f12004-07-11 17:40:54 +0000195#endif
196
197/*
198 * Autobooting
199 */
wdenk56523f12004-07-11 17:40:54 +0000200
wdenk81050922004-07-11 20:04:51 +0000201#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk4c4aca82006-07-26 10:33:37 +0200202 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
wdenk56523f12004-07-11 17:40:54 +0000203 "echo"
204
205#undef CONFIG_BOOTARGS
206
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200207#if defined(CONFIG_TQM5200_B) && !defined(CONFIG_SYS_LOWBOOT)
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100208# define ENV_UPDT \
209 "update=protect off FFF00000 +${filesize};" \
210 "erase FFF00000 +${filesize};" \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200211 "cp.b 200000 FFF00000 ${filesize};" \
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100212 "protect on FFF00000 +${filesize}\0"
213#else /* default lowboot configuration */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200214# define ENV_UPDT \
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100215 "update=protect off FC000000 +${filesize};" \
216 "erase FC000000 +${filesize};" \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200217 "cp.b 200000 FC000000 ${filesize};" \
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100218 "protect on FC000000 +${filesize}\0"
219#endif
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200220
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200221#if defined(CONFIG_TQM5200)
Reinhard Thies6abaee42007-01-10 14:41:14 +0100222#define CUSTOM_ENV_SETTINGS \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200223 "hostname=tqm5200\0" \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100224 "bootfile=/tftpboot/tqm5200/uImage\0" \
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200225 "fdt_file=/tftpboot/tqm5200/tqm5200.dtb\0" \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100226 "u-boot=/tftpboot/tqm5200/u-boot.bin\0"
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200227#elif defined(CONFIG_CAM5200)
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200228#define CUSTOM_ENV_SETTINGS \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100229 "bootfile=cam5200/uImage\0" \
230 "u-boot=cam5200/u-boot.bin\0" \
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200231 "setup=tftp 200000 cam5200/setup.img; source 200000\0"
Reinhard Thies6abaee42007-01-10 14:41:14 +0100232#endif
233
Martin Krausea5cc5552008-03-19 14:25:14 +0100234#if defined(CONFIG_TQM5200_B)
235#define ENV_FLASH_LAYOUT \
236 "fdt_addr=FC100000\0" \
237 "kernel_addr=FC140000\0" \
238 "ramdisk_addr=FC600000\0"
Heiko Schocher5624d662010-12-17 10:11:27 +0100239#elif defined(CONFIG_CHARON)
240#define ENV_FLASH_LAYOUT \
241 "fdt_addr=FDFC0000\0" \
242 "kernel_addr=FC0A0000\0" \
243 "ramdisk_addr=FC200000\0"
Martin Krausea5cc5552008-03-19 14:25:14 +0100244#else /* !CONFIG_TQM5200_B */
245#define ENV_FLASH_LAYOUT \
246 "fdt_addr=FC0A0000\0" \
247 "kernel_addr=FC0C0000\0" \
248 "ramdisk_addr=FC300000\0"
249#endif
250
wdenk81050922004-07-11 20:04:51 +0000251#define CONFIG_EXTRA_ENV_SETTINGS \
wdenk56523f12004-07-11 17:40:54 +0000252 "netdev=eth0\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200253 "console=ttyPSC0\0" \
Martin Krausea5cc5552008-03-19 14:25:14 +0100254 ENV_FLASH_LAYOUT \
Bartlomiej Siekad78791a2007-10-25 17:20:01 +0200255 "kernel_addr_r=400000\0" \
256 "fdt_addr_r=600000\0" \
wdenk89c02e22005-03-16 16:32:26 +0000257 "rootpath=/opt/eldk/ppc_6xx\0" \
258 "ramargs=setenv bootargs root=/dev/ram rw\0" \
wdenk56523f12004-07-11 17:40:54 +0000259 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100260 "nfsroot=${serverip}:${rootpath}\0" \
261 "addip=setenv bootargs ${bootargs} " \
262 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
263 ":${hostname}:${netdev}:off panic=1\0" \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200264 "addcons=setenv bootargs ${bootargs} " \
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200265 "console=${console},${baudrate}\0" \
Heiko Schocher98e69562010-12-04 08:34:04 +0100266 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
267 "flash_self_old=sete console ttyS0; " \
268 "run ramargs addip addcons addmtd; " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100269 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200270 "flash_self=run ramargs addip addcons;" \
271 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
272 "flash_nfs_old=sete console ttyS0; run nfsargs addip addcons;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100273 "bootm ${kernel_addr}\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200274 "flash_nfs=run nfsargs addip addcons;" \
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200275 "bootm ${kernel_addr} - ${fdt_addr}\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200276 "net_nfs_old=tftp ${kernel_addr_r} ${bootfile};" \
277 "sete console ttyS0; run nfsargs addip addcons;bootm\0" \
278 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
279 "tftp ${fdt_addr_r} ${fdt_file}; " \
Heiko Schocher98e69562010-12-04 08:34:04 +0100280 "run nfsargs addip addcons addmtd; " \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200281 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100282 CUSTOM_ENV_SETTINGS \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200283 "load=tftp 200000 ${u-boot}\0" \
284 ENV_UPDT \
wdenk56523f12004-07-11 17:40:54 +0000285 ""
wdenk56523f12004-07-11 17:40:54 +0000286
287#define CONFIG_BOOTCOMMAND "run net_nfs"
288
289/*
290 * IPB Bus clocking configuration.
291 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292#define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
wdenk56523f12004-07-11 17:40:54 +0000293
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200294#if defined(CONFIG_SYS_IPBCLK_EQUALS_XLBCLK) && !defined(CONFIG_CAM5200)
wdenk56523f12004-07-11 17:40:54 +0000295/*
296 * PCI Bus clocking configuration
297 *
298 * Actually a PCI Clock of 66 MHz is only set (in cpu_init.c) if
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200299 * CONFIG_SYS_IPBCLK_EQUALS_XLBCLK is defined. This is because a PCI Clock of
Bartlomiej Siekac99512d2007-05-27 16:53:43 +0200300 * 66 MHz yet hasn't been tested with a IPB Bus Clock of 66 MHz.
wdenk56523f12004-07-11 17:40:54 +0000301 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200302#define CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2 /* define for 66MHz speed */
wdenk56523f12004-07-11 17:40:54 +0000303#endif
304
305/*
306 * I2C configuration
307 */
308#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
wdenk8f0b7cb2005-03-27 23:41:39 +0000309#ifdef CONFIG_TQM5200_REV100
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200310#define CONFIG_SYS_I2C_MODULE 1 /* Select I2C module #1 for rev. 100 board */
wdenk56523f12004-07-11 17:40:54 +0000311#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200312#define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #2 for all other revs */
wdenk56523f12004-07-11 17:40:54 +0000313#endif
314
315/*
316 * I2C clock frequency
317 *
318 * Please notice, that the resulting clock frequency could differ from the
319 * configured value. This is because the I2C clock is derived from system
Bin Menga1875592016-02-05 19:30:11 -0800320 * clock over a frequency divider with only a few divider values. U-Boot
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200321 * calculates the best approximation for CONFIG_SYS_I2C_SPEED. However the calculated
wdenk56523f12004-07-11 17:40:54 +0000322 * approximation allways lies below the configured value, never above.
323 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200324#define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */
325#define CONFIG_SYS_I2C_SLAVE 0x7F
wdenk56523f12004-07-11 17:40:54 +0000326
327/*
328 * EEPROM configuration for onboard EEPROM M24C32 (M24C64 should work
329 * also). For other EEPROMs configuration should be verified. On Mini-FAP the
330 * EEPROM (24C64) is on the same I2C address (but on other I2C bus), so the
331 * same configuration could be used.
332 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200333#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* 1010000x */
334#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
335#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* =32 Bytes per write */
336#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
wdenk56523f12004-07-11 17:40:54 +0000337
338/*
339 * HW-Monitor configuration on Mini-FAP
340 */
341#if defined (CONFIG_MINIFAP)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200342#define CONFIG_SYS_I2C_HWMON_ADDR 0x2C
wdenk56523f12004-07-11 17:40:54 +0000343#endif
344
345/* List of I2C addresses to be verified by POST */
wdenk56523f12004-07-11 17:40:54 +0000346#if defined (CONFIG_MINIFAP)
Peter Tyser60aaaa02010-10-22 00:20:30 -0500347#undef CONFIG_SYS_POST_I2C_ADDRS
348#define CONFIG_SYS_POST_I2C_ADDRS {CONFIG_SYS_I2C_EEPROM_ADDR, \
349 CONFIG_SYS_I2C_HWMON_ADDR, \
350 CONFIG_SYS_I2C_SLAVE}
wdenk56523f12004-07-11 17:40:54 +0000351#endif
352
353/*
354 * Flash configuration
355 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200356#define CONFIG_SYS_FLASH_BASE 0xFC000000
wdenk56523f12004-07-11 17:40:54 +0000357
Marian Balakowiczd9384de2007-01-10 00:26:15 +0100358#if defined(CONFIG_CAM5200) && defined(CONFIG_CAM5200_NIOSFLASH)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200359#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max num of flash banks
Marian Balakowicz72997122006-10-03 20:28:38 +0200360 (= chip selects) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200361#define CONFIG_SYS_FLASH_WORD_SIZE unsigned int /* main flash device with */
362#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
363#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
Marian Balakowicz72997122006-10-03 20:28:38 +0200364
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200365#define CONFIG_SYS_FLASH_ADDR0 0x555
366#define CONFIG_SYS_FLASH_ADDR1 0x2AA
367#define CONFIG_SYS_FLASH_2ND_16BIT_DEV 1 /* NIOS flash is a 16bit device */
368#define CONFIG_SYS_MAX_FLASH_SECT 128
Marian Balakowiczd9384de2007-01-10 00:26:15 +0100369#else
370/* use CFI flash driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200371#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200372#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
Wolfgang Denk085ecde2010-11-23 13:20:22 +0100373#define CONFIG_FLASH_CFI_MTD /* with MTD support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200374#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_BOOTCS_START }
375#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks
Marian Balakowiczd9384de2007-01-10 00:26:15 +0100376 (= chip selects) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200377#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
Marian Balakowiczd9384de2007-01-10 00:26:15 +0100378#endif
Marian Balakowicz72997122006-10-03 20:28:38 +0200379
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200380#define CONFIG_SYS_FLASH_EMPTY_INFO
381#define CONFIG_SYS_FLASH_SIZE 0x04000000 /* 64 MByte */
382#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
wdenk56523f12004-07-11 17:40:54 +0000383
Wolfgang Denk135ae002006-07-22 01:20:03 +0200384#if defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200385# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00040000)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200386#elif defined(CONFIG_TQM5200_B)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200387# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00080000)
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200388#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200389# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00060000)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200390#endif
391
Wolfgang Denkd534f5c2005-08-23 22:27:41 +0200392/* Dynamic MTD partition support */
Stefan Roese68d7d652009-03-19 13:30:36 +0100393#define CONFIG_CMD_MTDPARTS
Stefan Roese942556a2009-05-12 14:32:58 +0200394#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
Heiko Schocher259bff72010-12-17 10:11:20 +0100395#define MTDIDS_DEFAULT "nor0=fc000000.flash"
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200396
Heiko Schocher5624d662010-12-17 10:11:27 +0100397#if defined(CONFIG_STK52XX)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200398# if defined(CONFIG_TQM5200_B)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200399# if defined(CONFIG_SYS_LOWBOOT)
Heiko Schocher259bff72010-12-17 10:11:20 +0100400# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:1m(firmware)," \
Martin Krausea5cc5552008-03-19 14:25:14 +0100401 "256k(dtb)," \
402 "2304k(kernel)," \
403 "2560k(small-fs)," \
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200404 "2m(initrd)," \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200405 "8m(misc)," \
406 "16m(big-fs)"
407# else /* highboot */
Heiko Schocher259bff72010-12-17 10:11:20 +0100408# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:2560k(kernel),"\
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200409 "3584k(small-fs)," \
410 "2m(initrd)," \
411 "8m(misc)," \
412 "15m(big-fs)," \
413 "1m(firmware)"
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200414# endif /* CONFIG_SYS_LOWBOOT */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200415# else /* !CONFIG_TQM5200_B */
Heiko Schocher259bff72010-12-17 10:11:20 +0100416# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200417 "128k(dtb)," \
418 "2304k(kernel)," \
Wolfgang Denkd534f5c2005-08-23 22:27:41 +0200419 "2m(initrd)," \
420 "4m(small-fs)," \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200421 "8m(misc)," \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200422 "15m(big-fs)"
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200423# endif /* CONFIG_TQM5200_B */
Wolfgang Denk135ae002006-07-22 01:20:03 +0200424#elif defined (CONFIG_CAM5200)
Heiko Schocher259bff72010-12-17 10:11:20 +0100425# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:768k(firmware),"\
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200426 "1792k(kernel)," \
Marian Balakowicz72997122006-10-03 20:28:38 +0200427 "5632k(rootfs)," \
428 "24m(home)"
Heiko Schocher5624d662010-12-17 10:11:27 +0100429#elif defined (CONFIG_CHARON)
430# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
431 "1408k(kernel)," \
432 "2m(initrd)," \
433 "4m(small-fs)," \
434 "24320k(big-fs)," \
435 "256k(dts)"
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200436#elif defined (CONFIG_FO300)
Heiko Schocher259bff72010-12-17 10:11:20 +0100437# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200438 "1408k(kernel)," \
439 "2m(initrd)," \
440 "4m(small-fs)," \
441 "8m(misc)," \
442 "16m(big-fs)"
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200443#else
444# error "Unknown Carrier Board"
445#endif /* CONFIG_STK52XX */
wdenk56523f12004-07-11 17:40:54 +0000446
447/*
448 * Environment settings
449 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200450#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200451#define CONFIG_ENV_SIZE 0x4000 /* 16 k - keep small for fast booting */
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100452#if defined(CONFIG_TQM5200_B) || defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200453#define CONFIG_ENV_SECT_SIZE 0x40000
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200454#else
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200455#define CONFIG_ENV_SECT_SIZE 0x20000
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200456#endif /* CONFIG_TQM5200_B */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200457#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
458#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
wdenk56523f12004-07-11 17:40:54 +0000459
460/*
461 * Memory map
462 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200463#define CONFIG_SYS_MBAR 0xF0000000
464#define CONFIG_SYS_SDRAM_BASE 0x00000000
465#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
wdenk56523f12004-07-11 17:40:54 +0000466
467/* Use ON-Chip SRAM until RAM will be available */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200468#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
wdenk56523f12004-07-11 17:40:54 +0000469#ifdef CONFIG_POST
470/* preserve space for the post_word at end of on-chip SRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200471#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_POST_SIZE
wdenk56523f12004-07-11 17:40:54 +0000472#else
Wolfgang Denk553f0982010-10-26 13:32:32 +0200473#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE
wdenk56523f12004-07-11 17:40:54 +0000474#endif
475
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200476#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200477#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk56523f12004-07-11 17:40:54 +0000478
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200479#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200480#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
481# define CONFIG_SYS_RAMBOOT 1
wdenk56523f12004-07-11 17:40:54 +0000482#endif
483
Wolfgang Denk135ae002006-07-22 01:20:03 +0200484#if defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200485# define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200486#elif defined(CONFIG_TQM5200_B)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200487# define CONFIG_SYS_MONITOR_LEN (512 << 10) /* Reserve 512 kB for Monitor */
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200488#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200489# define CONFIG_SYS_MONITOR_LEN (384 << 10) /* Reserve 384 kB for Monitor */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200490#endif
491
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200492#define CONFIG_SYS_MALLOC_LEN (1024 << 10) /* Reserve 1024 kB for malloc() */
493#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk56523f12004-07-11 17:40:54 +0000494
495/*
496 * Ethernet configuration
497 */
498#define CONFIG_MPC5xxx_FEC 1
Ben Warren86321fc2009-02-05 23:58:25 -0800499#define CONFIG_MPC5xxx_FEC_MII100
wdenk56523f12004-07-11 17:40:54 +0000500/*
Ben Warren86321fc2009-02-05 23:58:25 -0800501 * Define CONFIG_MPC5xxx_FEC_MII10 to force FEC at 10Mb
wdenk56523f12004-07-11 17:40:54 +0000502 */
Ben Warren86321fc2009-02-05 23:58:25 -0800503/* #define CONFIG_MPC5xxx_FEC_MII10 */
wdenk56523f12004-07-11 17:40:54 +0000504#define CONFIG_PHY_ADDR 0x00
505
506/*
507 * GPIO configuration
508 *
Marian Balakowicz72997122006-10-03 20:28:38 +0200509 * use CS1: Bit 0 (mask: 0x80000000):
510 * 1 -> Pin gpio_wkup_6 as second SDRAM chip select (mem_cs1).
wdenk56523f12004-07-11 17:40:54 +0000511 * use ALT CAN position: Bits 2-3 (mask: 0x30000000):
Marian Balakowicz72997122006-10-03 20:28:38 +0200512 * 00 -> No Alternatives, CAN1/2 on PSC2 according to PSC2 setting.
513 * SPI on PSC3 according to PSC3 setting. Use for CAM5200.
514 * 01 -> CAN1 on I2C1, CAN2 on Tmr0/1.
515 * Use for REV200 STK52XX boards and FO300 boards. Do not use
516 * with REV100 modules (because, there I2C1 is used as I2C bus).
517 * use ATA: Bits 6-7 (mask 0x03000000):
518 * 00 -> No ATA chip selects, csb_4/5 used as normal chip selects.
519 * Use for CAM5200 board.
520 * 01 -> ATA cs0/1 on csb_4/5. Use for the remaining boards.
521 * use PSC6: Bits 9-11 (mask 0x00700000):
522 * 000 -> use PSC6_0 to PSC6_3 as GPIO, PSC6 could not be used as
523 * UART, CODEC or IrDA.
524 * GPIO on PSC6_3 is used in post_hotkeys_pressed() to
525 * enable extended POST tests.
526 * Use for MINI-FAP and TQM5200_IB boards.
527 * 101 -> use PSC6 as UART. Pins PSC6_0 to PSC6_3 are used.
528 * Extended POST test is not available.
529 * Use for STK52xx, FO300 and CAM5200 boards.
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200530 * WARNING: When the extended POST is enabled, these bits will
531 * be overridden by this code as GPIOs!
Marian Balakowicz72997122006-10-03 20:28:38 +0200532 * use PCI_DIS: Bit 16 (mask 0x00008000):
533 * 1 -> disable PCI controller (on CAM5200 board).
534 * use USB: Bits 18-19 (mask 0x00003000):
535 * 10 -> two UARTs (on FO300 and CAM5200).
536 * use PSC3: Bits 20-23 (mask: 0x00000f00):
537 * 0000 -> All PSC3 pins are GPIOs.
538 * 1100 -> UART/SPI (on FO300 board).
539 * 0100 -> UART (on CAM5200 board).
540 * use PSC2: Bits 25:27 (mask: 0x00000030):
541 * 000 -> All PSC2 pins are GPIOs.
542 * 100 -> UART (on CAM5200 board).
543 * 001 -> CAN1/2 on PSC2 pins.
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200544 * Use for REV100 STK52xx boards
Marian Balakowicz72997122006-10-03 20:28:38 +0200545 * 01x -> Use AC97 (on FO300 board).
546 * use PSC1: Bits 29-31 (mask: 0x00000007):
547 * 100 -> UART (on all boards).
wdenk56523f12004-07-11 17:40:54 +0000548 */
Heiko Schocher98e69562010-12-04 08:34:04 +0100549#if !defined(CONFIG_SYS_GPS_PORT_CONFIG)
wdenk56523f12004-07-11 17:40:54 +0000550#if defined (CONFIG_MINIFAP)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200551# define CONFIG_SYS_GPS_PORT_CONFIG 0x91000004
wdenk7e6bf352004-12-12 22:06:17 +0000552#elif defined (CONFIG_STK52XX)
wdenk83e40ba2005-03-31 18:42:15 +0000553# if defined (CONFIG_STK52XX_REV100)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200554# define CONFIG_SYS_GPS_PORT_CONFIG 0x81500014
wdenk83e40ba2005-03-31 18:42:15 +0000555# else /* STK52xx REV200 and above */
556# if defined (CONFIG_TQM5200_REV100)
557# error TQM5200 REV100 not supported on STK52XX REV200 or above
558# else/* TQM5200 REV200 and above */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200559# define CONFIG_SYS_GPS_PORT_CONFIG 0x91500404
wdenk83e40ba2005-03-31 18:42:15 +0000560# endif
wdenk8f0b7cb2005-03-27 23:41:39 +0000561# endif
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200562#elif defined (CONFIG_FO300)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200563# define CONFIG_SYS_GPS_PORT_CONFIG 0x91502c24
Marian Balakowicz72997122006-10-03 20:28:38 +0200564#elif defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200565# define CONFIG_SYS_GPS_PORT_CONFIG 0x8050A444
wdenk83e40ba2005-03-31 18:42:15 +0000566#else /* TMQ5200 Inbetriebnahme-Board */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200567# define CONFIG_SYS_GPS_PORT_CONFIG 0x81000004
wdenk56523f12004-07-11 17:40:54 +0000568#endif
Heiko Schocher98e69562010-12-04 08:34:04 +0100569#endif
wdenk56523f12004-07-11 17:40:54 +0000570
571/*
572 * RTC configuration
573 */
Wolfgang Denk4f562f12005-08-18 11:51:12 +0200574#if defined (CONFIG_STK52XX) && !defined (CONFIG_STK52XX_REV100)
575# define CONFIG_RTC_M41T11 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200576# define CONFIG_SYS_I2C_RTC_ADDR 0x68
577# define CONFIG_SYS_M41T11_BASE_YEAR 1900 /* because Linux uses the same base
Wolfgang Denkedd0b502006-07-19 14:44:03 +0200578 year */
Wolfgang Denk4f562f12005-08-18 11:51:12 +0200579#else
580# define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
581#endif
wdenk56523f12004-07-11 17:40:54 +0000582
583/*
584 * Miscellaneous configurable options
585 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200586#define CONFIG_SYS_LONGHELP /* undef to save memory */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200587
Wolfgang Denk2751a952006-10-28 02:29:14 +0200588#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200589
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200590#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
Jon Loeliger26946902007-07-04 22:30:50 -0500591#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200592#define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
Jon Loeliger26946902007-07-04 22:30:50 -0500593#endif
594
595#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200596#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk56523f12004-07-11 17:40:54 +0000597#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200598#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk56523f12004-07-11 17:40:54 +0000599#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200600#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
601#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
602#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk56523f12004-07-11 17:40:54 +0000603
604/* Enable an alternate, more extensive memory test */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200605#define CONFIG_SYS_ALT_MEMTEST
wdenk56523f12004-07-11 17:40:54 +0000606
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200607#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
608#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
wdenk56523f12004-07-11 17:40:54 +0000609
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200610#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
wdenk56523f12004-07-11 17:40:54 +0000611
wdenk56523f12004-07-11 17:40:54 +0000612/*
wdenk56523f12004-07-11 17:40:54 +0000613 * Various low-level settings
614 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200615#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
616#define CONFIG_SYS_HID0_FINAL HID0_ICE
wdenk56523f12004-07-11 17:40:54 +0000617
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200618#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
619#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
620#ifdef CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2
621#define CONFIG_SYS_BOOTCS_CFG 0x0008DF30 /* for pci_clk = 66 MHz */
wdenk56523f12004-07-11 17:40:54 +0000622#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200623#define CONFIG_SYS_BOOTCS_CFG 0x0004DF30 /* for pci_clk = 33 MHz */
wdenk56523f12004-07-11 17:40:54 +0000624#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200625#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
626#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
wdenk56523f12004-07-11 17:40:54 +0000627
wdenk7e6bf352004-12-12 22:06:17 +0000628#define CONFIG_LAST_STAGE_INIT
wdenk7e6bf352004-12-12 22:06:17 +0000629
wdenk56523f12004-07-11 17:40:54 +0000630/*
631 * SRAM - Do not map below 2 GB in address space, because this area is used
632 * for SDRAM autosizing.
633 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200634#define CONFIG_SYS_CS2_START 0xE5000000
635#define CONFIG_SYS_CS2_SIZE 0x100000 /* 1 MByte */
636#define CONFIG_SYS_CS2_CFG 0x0004D930
wdenk56523f12004-07-11 17:40:54 +0000637
638/*
639 * Grafic controller - Do not map below 2 GB in address space, because this
640 * area is used for SDRAM autosizing.
641 */
wdenk8f0b7cb2005-03-27 23:41:39 +0000642#define SM501_FB_BASE 0xE0000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200643#define CONFIG_SYS_CS1_START (SM501_FB_BASE)
644#define CONFIG_SYS_CS1_SIZE 0x4000000 /* 64 MByte */
645#define CONFIG_SYS_CS1_CFG 0x8F48FF70
646#define SM501_MMIO_BASE CONFIG_SYS_CS1_START + 0x03E00000
wdenk56523f12004-07-11 17:40:54 +0000647
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200648#define CONFIG_SYS_CS_BURST 0x00000000
649#define CONFIG_SYS_CS_DEADCYCLE 0x33333311 /* 1 dead cycle for flash and SM501 */
wdenk56523f12004-07-11 17:40:54 +0000650
Marian Balakowicz72997122006-10-03 20:28:38 +0200651#if defined(CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200652#define CONFIG_SYS_CS4_START 0xB0000000
653#define CONFIG_SYS_CS4_SIZE 0x00010000
654#define CONFIG_SYS_CS4_CFG 0x01019C10
Marian Balakowicz72997122006-10-03 20:28:38 +0200655
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200656#define CONFIG_SYS_CS5_START 0xD0000000
657#define CONFIG_SYS_CS5_SIZE 0x01208000
658#define CONFIG_SYS_CS5_CFG 0x1414BF10
Marian Balakowicz72997122006-10-03 20:28:38 +0200659#endif
660
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200661#define CONFIG_SYS_RESET_ADDRESS 0xff000000
wdenk56523f12004-07-11 17:40:54 +0000662
663/*-----------------------------------------------------------------------
664 * USB stuff
665 *-----------------------------------------------------------------------
666 */
667#define CONFIG_USB_CLOCK 0x0001BBBB
668#define CONFIG_USB_CONFIG 0x00001000
669
670/*-----------------------------------------------------------------------
671 * IDE/ATA stuff Supports IDE harddisk
672 *-----------------------------------------------------------------------
673 */
674
wdenk81050922004-07-11 20:04:51 +0000675#undef CONFIG_IDE_8xx_PCCARD /* Use IDE with PC Card Adapter */
wdenk56523f12004-07-11 17:40:54 +0000676
wdenk81050922004-07-11 20:04:51 +0000677#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
678#undef CONFIG_IDE_LED /* LED for ide not supported */
wdenk56523f12004-07-11 17:40:54 +0000679
wdenk81050922004-07-11 20:04:51 +0000680#define CONFIG_IDE_RESET /* reset for ide supported */
wdenk56523f12004-07-11 17:40:54 +0000681#define CONFIG_IDE_PREINIT
682
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200683#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
684#define CONFIG_SYS_IDE_MAXDEVICE 2 /* max. 2 drives per IDE bus */
wdenk56523f12004-07-11 17:40:54 +0000685
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200686#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
wdenk56523f12004-07-11 17:40:54 +0000687
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200688#define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA
wdenk56523f12004-07-11 17:40:54 +0000689
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200690/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200691#define CONFIG_SYS_ATA_DATA_OFFSET (0x0060)
wdenk56523f12004-07-11 17:40:54 +0000692
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200693/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200694#define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET)
wdenk56523f12004-07-11 17:40:54 +0000695
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200696/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200697#define CONFIG_SYS_ATA_ALT_OFFSET (0x005C)
wdenk56523f12004-07-11 17:40:54 +0000698
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200699/* Interval between registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200700#define CONFIG_SYS_ATA_STRIDE 4
wdenk56523f12004-07-11 17:40:54 +0000701
Wolfgang Denk33af3e62008-10-01 12:34:58 +0200702/* Support ATAPI devices */
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200703#define CONFIG_ATAPI 1
Wolfgang Denk33af3e62008-10-01 12:34:58 +0200704
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200705/*-----------------------------------------------------------------------
706 * Open firmware flat tree support
707 *-----------------------------------------------------------------------
708 */
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200709#define OF_CPU "PowerPC,5200@0"
710#define OF_SOC "soc5200@f0000000"
711#define OF_TBCLK (bd->bi_busfreq / 4)
712#define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
713
wdenk56523f12004-07-11 17:40:54 +0000714#endif /* __CONFIG_H */