blob: 42ebcf04d1c5fe622ccccdffd11bec0922b4cab9 [file] [log] [blame]
wdenk56523f12004-07-11 17:40:54 +00001/*
Wolfgang Denk69445d62014-10-24 15:33:43 +02002 * (C) Copyright 2003-2014
wdenk56523f12004-07-11 17:40:54 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denk45a212c2006-07-19 17:52:30 +02005 * (C) Copyright 2004-2006
wdenk56523f12004-07-11 17:40:54 +00006 * Martin Krause, TQ-Systems GmbH, martin.krause@tqs.de
7 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02008 * SPDX-License-Identifier: GPL-2.0+
wdenk56523f12004-07-11 17:40:54 +00009 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
wdenk56523f12004-07-11 17:40:54 +000014/*
15 * High Level Configuration Options
16 * (easy to change)
17 */
18
Masahiro Yamadab2a6dfe2014-01-16 11:03:07 +090019#define CONFIG_MPC5200 1 /* This is an MPC5200 CPU */
Wolfgang Denk5078cce2006-07-21 11:16:34 +020020#define CONFIG_TQM5200 1 /* ... on TQM5200 module */
21#undef CONFIG_TQM5200_REV100 /* define for revision 100 modules */
Wolfgang Denk69445d62014-10-24 15:33:43 +020022#define CONFIG_DISPLAY_BOARDINFO
wdenk56523f12004-07-11 17:40:54 +000023
Wolfgang Denk2ae18242010-10-06 09:05:45 +020024/*
25 * Valid values for CONFIG_SYS_TEXT_BASE are:
26 * 0xFC000000 boot low (standard configuration with room for
27 * max 64 MByte Flash ROM)
28 * 0xFFF00000 boot high (for a backup copy of U-Boot)
29 * 0x00100000 boot from RAM (for testing only)
30 */
31#ifndef CONFIG_SYS_TEXT_BASE
32#define CONFIG_SYS_TEXT_BASE 0xFC000000
33#endif
34
Wolfgang Denk5196a7a2006-08-18 23:27:33 +020035/* On a Cameron or on a FO300 board or ... */
Heiko Schocher98e69562010-12-04 08:34:04 +010036#if !defined(CONFIG_CAM5200) && !defined(CONFIG_CHARON) \
37 && !defined(CONFIG_FO300)
Wolfgang Denk5078cce2006-07-21 11:16:34 +020038#define CONFIG_STK52XX 1 /* ... on a STK52XX board */
39#endif
wdenk56523f12004-07-11 17:40:54 +000040
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020041#define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */
wdenk56523f12004-07-11 17:40:54 +000042
Becky Bruce31d82672008-05-08 19:02:12 -050043#define CONFIG_HIGH_BATS 1 /* High BATs supported */
44
wdenk56523f12004-07-11 17:40:54 +000045/*
46 * Serial console configuration
47 */
Wolfgang Denk5078cce2006-07-21 11:16:34 +020048#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
49#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020050#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Axel Beierleinbef92e22008-08-16 00:30:48 +020051#define CONFIG_BOOTCOUNT_LIMIT 1
wdenk56523f12004-07-11 17:40:54 +000052
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020053#ifdef CONFIG_FO300
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020054#define CONFIG_SYS_DEVICE_NULLDEV 1 /* enable null device */
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020055#define CONFIG_SILENT_CONSOLE 1 /* enable silent startup */
56#define CONFIG_BOARD_EARLY_INIT_F 1 /* used to detect S1 switch position */
Bartlomiej Siekaddde6b72006-08-22 10:38:18 +020057#define CONFIG_USB_BIN_FIXUP 1 /* for a buggy USB device */
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020058#if 0
59#define FO300_SILENT_CONSOLE_WHEN_S1_CLOSED 1 /* silent console on PSC1 when S1 */
60 /* switch is closed */
61#endif
62
63#undef FO300_SILENT_CONSOLE_WHEN_S1_CLOSED /* silent console on PSC1 when S1 */
64 /* switch is open */
Wolfgang Denk5196a7a2006-08-18 23:27:33 +020065#endif /* CONFIG_FO300 */
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +020066
Heiko Schocher98e69562010-12-04 08:34:04 +010067#if defined(CONFIG_CHARON) || defined(CONFIG_STK52XX)
wdenk7e6bf352004-12-12 22:06:17 +000068#define CONFIG_PS2KBD /* AT-PS/2 Keyboard */
69#define CONFIG_PS2MULT /* .. on PS/2 Multiplexer */
70#define CONFIG_PS2SERIAL 6 /* .. on PSC6 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020071#define CONFIG_PS2MULT_DELAY (CONFIG_SYS_HZ/2) /* Initial delay */
wdenk7e6bf352004-12-12 22:06:17 +000072#define CONFIG_BOARD_EARLY_INIT_R
73#endif /* CONFIG_STK52XX */
wdenk56523f12004-07-11 17:40:54 +000074
wdenk56523f12004-07-11 17:40:54 +000075/*
76 * PCI Mapping:
77 * 0x40000000 - 0x4fffffff - PCI Memory
78 * 0x50000000 - 0x50ffffff - PCI IO Space
79 */
Heiko Schocher98e69562010-12-04 08:34:04 +010080#if defined(CONFIG_CHARON) || defined(CONFIG_STK52XX)
wdenk7e6bf352004-12-12 22:06:17 +000081#define CONFIG_PCI 1
wdenk56523f12004-07-11 17:40:54 +000082#define CONFIG_PCI_PNP 1
wdenk31a64922004-08-28 21:09:14 +000083/* #define CONFIG_PCI_SCAN_SHOW 1 */
wdenk56523f12004-07-11 17:40:54 +000084
85#define CONFIG_PCI_MEM_BUS 0x40000000
86#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
87#define CONFIG_PCI_MEM_SIZE 0x10000000
88
89#define CONFIG_PCI_IO_BUS 0x50000000
90#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
91#define CONFIG_PCI_IO_SIZE 0x01000000
92
Wolfgang Denkcd65a3d2006-06-16 16:11:34 +020093#define CONFIG_EEPRO100 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020094#define CONFIG_SYS_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */
wdenk56523f12004-07-11 17:40:54 +000095#define CONFIG_NS8382X 1
wdenk83e40ba2005-03-31 18:42:15 +000096#endif /* CONFIG_STK52XX */
wdenk56523f12004-07-11 17:40:54 +000097
wdenk8f0b7cb2005-03-27 23:41:39 +000098/*
99 * Video console
100 */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200101#ifndef CONFIG_TQM5200S /* No graphics controller on TQM5200S */
wdenk8f0b7cb2005-03-27 23:41:39 +0000102#define CONFIG_VIDEO
103#define CONFIG_VIDEO_SM501
104#define CONFIG_VIDEO_SM501_32BPP
105#define CONFIG_CFB_CONSOLE
106#define CONFIG_VIDEO_LOGO
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200107
108#ifndef CONFIG_FO300
wdenk8f0b7cb2005-03-27 23:41:39 +0000109#define CONFIG_CONSOLE_EXTRA_INFO
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200110#else
111#define CONFIG_VIDEO_BMP_LOGO
112#endif
113
114#define CONFIG_VGA_AS_SINGLE_DEVICE
wdenk8f0b7cb2005-03-27 23:41:39 +0000115#define CONFIG_VIDEO_SW_CURSOR
116#define CONFIG_SPLASH_SCREEN
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200118#endif /* #ifndef CONFIG_TQM5200S */
wdenk56523f12004-07-11 17:40:54 +0000119
wdenk56523f12004-07-11 17:40:54 +0000120/* Partitions */
wdenk89c02e22005-03-16 16:32:26 +0000121#define CONFIG_MAC_PARTITION
wdenk56523f12004-07-11 17:40:54 +0000122#define CONFIG_DOS_PARTITION
wdenk8f0b7cb2005-03-27 23:41:39 +0000123#define CONFIG_ISO_PARTITION
wdenk56523f12004-07-11 17:40:54 +0000124
125/* USB */
Heiko Schocher98e69562010-12-04 08:34:04 +0100126#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
127 defined(CONFIG_STK52XX)
Markus Klotzbuecher7b59b3c2006-11-27 11:44:58 +0100128#define CONFIG_USB_OHCI_NEW
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_OHCI_BE_CONTROLLER
wdenk56523f12004-07-11 17:40:54 +0000130#define CONFIG_USB_STORAGE
Markus Klotzbuecher53e336e2006-11-27 11:43:09 +0100131
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132#undef CONFIG_SYS_USB_OHCI_BOARD_INIT
133#define CONFIG_SYS_USB_OHCI_CPU_INIT
134#define CONFIG_SYS_USB_OHCI_REGS_BASE MPC5XXX_USB
135#define CONFIG_SYS_USB_OHCI_SLOT_NAME "mpc5200"
136#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
Markus Klotzbuecher53e336e2006-11-27 11:43:09 +0100137
wdenk56523f12004-07-11 17:40:54 +0000138#endif
139
Wolfgang Denk135ae002006-07-22 01:20:03 +0200140#ifndef CONFIG_CAM5200
wdenk56523f12004-07-11 17:40:54 +0000141/* POST support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
143 CONFIG_SYS_POST_CPU | \
144 CONFIG_SYS_POST_I2C)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200145#endif
wdenk56523f12004-07-11 17:40:54 +0000146
147#ifdef CONFIG_POST
wdenk56523f12004-07-11 17:40:54 +0000148/* preserve space for the post_word at end of on-chip SRAM */
149#define MPC5XXX_SRAM_POST_SIZE MPC5XXX_SRAM_SIZE-4
wdenk56523f12004-07-11 17:40:54 +0000150#endif
151
wdenk56523f12004-07-11 17:40:54 +0000152/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500153 * BOOTP options
wdenk56523f12004-07-11 17:40:54 +0000154 */
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500155#define CONFIG_BOOTP_BOOTFILESIZE
156#define CONFIG_BOOTP_BOOTPATH
157#define CONFIG_BOOTP_GATEWAY
158#define CONFIG_BOOTP_HOSTNAME
wdenk56523f12004-07-11 17:40:54 +0000159
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500160/*
Jon Loeliger26946902007-07-04 22:30:50 -0500161 * Command line configuration.
wdenk56523f12004-07-11 17:40:54 +0000162 */
Jon Loeliger26946902007-07-04 22:30:50 -0500163#define CONFIG_CMD_DATE
Jon Loeliger26946902007-07-04 22:30:50 -0500164#define CONFIG_CMD_EEPROM
Jon Loeliger26946902007-07-04 22:30:50 -0500165#define CONFIG_CMD_JFFS2
Jon Loeliger26946902007-07-04 22:30:50 -0500166#define CONFIG_CMD_REGINFO
Jon Loeliger26946902007-07-04 22:30:50 -0500167#define CONFIG_CMD_BSP
168
169#ifdef CONFIG_VIDEO
170 #define CONFIG_CMD_BMP
171#endif
172
173#ifdef CONFIG_PCI
Marian Balakowicz2b2a5872007-10-05 10:40:54 +0200174#define CONFIG_CMD_PCI
TsiChung Liewf33fca22008-03-30 01:19:06 -0500175#define CONFIG_PCIAUTO_SKIP_HOST_BRIDGE 1
Jon Loeliger26946902007-07-04 22:30:50 -0500176#endif
177
Heiko Schocher98e69562010-12-04 08:34:04 +0100178#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
179 defined(CONFIG_MINIFAP) || defined(CONFIG_STK52XX)
Jon Loeliger26946902007-07-04 22:30:50 -0500180 #define CONFIG_CMD_IDE
Jon Loeliger26946902007-07-04 22:30:50 -0500181#endif
182
Heiko Schocher98e69562010-12-04 08:34:04 +0100183#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
184 defined(CONFIG_STK52XX)
Jon Loeliger26946902007-07-04 22:30:50 -0500185 #define CONFIG_CFG_USB
186 #define CONFIG_CFG_FAT
187#endif
188
Jon Loeligeraf075ee2007-07-08 17:02:01 -0500189#ifdef CONFIG_POST
190 #define CONFIG_CMD_DIAG
191#endif
192
wdenk151ab832005-02-24 22:44:16 +0000193#define CONFIG_TIMESTAMP /* display image timestamps */
194
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200195#if (CONFIG_SYS_TEXT_BASE != 0xFFF00000)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200196# define CONFIG_SYS_LOWBOOT 1 /* Boot low */
wdenk56523f12004-07-11 17:40:54 +0000197#endif
198
199/*
200 * Autobooting
201 */
202#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
203
wdenk81050922004-07-11 20:04:51 +0000204#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk4c4aca82006-07-26 10:33:37 +0200205 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
wdenk56523f12004-07-11 17:40:54 +0000206 "echo"
207
208#undef CONFIG_BOOTARGS
209
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200210#if defined(CONFIG_TQM5200_B) && !defined(CONFIG_SYS_LOWBOOT)
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100211# define ENV_UPDT \
212 "update=protect off FFF00000 +${filesize};" \
213 "erase FFF00000 +${filesize};" \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200214 "cp.b 200000 FFF00000 ${filesize};" \
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100215 "protect on FFF00000 +${filesize}\0"
216#else /* default lowboot configuration */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200217# define ENV_UPDT \
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100218 "update=protect off FC000000 +${filesize};" \
219 "erase FC000000 +${filesize};" \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200220 "cp.b 200000 FC000000 ${filesize};" \
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100221 "protect on FC000000 +${filesize}\0"
222#endif
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200223
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200224#if defined(CONFIG_TQM5200)
Reinhard Thies6abaee42007-01-10 14:41:14 +0100225#define CUSTOM_ENV_SETTINGS \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200226 "hostname=tqm5200\0" \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100227 "bootfile=/tftpboot/tqm5200/uImage\0" \
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200228 "fdt_file=/tftpboot/tqm5200/tqm5200.dtb\0" \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100229 "u-boot=/tftpboot/tqm5200/u-boot.bin\0"
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200230#elif defined(CONFIG_CAM5200)
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200231#define CUSTOM_ENV_SETTINGS \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100232 "bootfile=cam5200/uImage\0" \
233 "u-boot=cam5200/u-boot.bin\0" \
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200234 "setup=tftp 200000 cam5200/setup.img; source 200000\0"
Reinhard Thies6abaee42007-01-10 14:41:14 +0100235#endif
236
Martin Krausea5cc5552008-03-19 14:25:14 +0100237#if defined(CONFIG_TQM5200_B)
238#define ENV_FLASH_LAYOUT \
239 "fdt_addr=FC100000\0" \
240 "kernel_addr=FC140000\0" \
241 "ramdisk_addr=FC600000\0"
Heiko Schocher5624d662010-12-17 10:11:27 +0100242#elif defined(CONFIG_CHARON)
243#define ENV_FLASH_LAYOUT \
244 "fdt_addr=FDFC0000\0" \
245 "kernel_addr=FC0A0000\0" \
246 "ramdisk_addr=FC200000\0"
Martin Krausea5cc5552008-03-19 14:25:14 +0100247#else /* !CONFIG_TQM5200_B */
248#define ENV_FLASH_LAYOUT \
249 "fdt_addr=FC0A0000\0" \
250 "kernel_addr=FC0C0000\0" \
251 "ramdisk_addr=FC300000\0"
252#endif
253
wdenk81050922004-07-11 20:04:51 +0000254#define CONFIG_EXTRA_ENV_SETTINGS \
wdenk56523f12004-07-11 17:40:54 +0000255 "netdev=eth0\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200256 "console=ttyPSC0\0" \
Martin Krausea5cc5552008-03-19 14:25:14 +0100257 ENV_FLASH_LAYOUT \
Bartlomiej Siekad78791a2007-10-25 17:20:01 +0200258 "kernel_addr_r=400000\0" \
259 "fdt_addr_r=600000\0" \
wdenk89c02e22005-03-16 16:32:26 +0000260 "rootpath=/opt/eldk/ppc_6xx\0" \
261 "ramargs=setenv bootargs root=/dev/ram rw\0" \
wdenk56523f12004-07-11 17:40:54 +0000262 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100263 "nfsroot=${serverip}:${rootpath}\0" \
264 "addip=setenv bootargs ${bootargs} " \
265 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
266 ":${hostname}:${netdev}:off panic=1\0" \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200267 "addcons=setenv bootargs ${bootargs} " \
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200268 "console=${console},${baudrate}\0" \
Heiko Schocher98e69562010-12-04 08:34:04 +0100269 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
270 "flash_self_old=sete console ttyS0; " \
271 "run ramargs addip addcons addmtd; " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100272 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200273 "flash_self=run ramargs addip addcons;" \
274 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
275 "flash_nfs_old=sete console ttyS0; run nfsargs addip addcons;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100276 "bootm ${kernel_addr}\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200277 "flash_nfs=run nfsargs addip addcons;" \
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200278 "bootm ${kernel_addr} - ${fdt_addr}\0" \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200279 "net_nfs_old=tftp ${kernel_addr_r} ${bootfile};" \
280 "sete console ttyS0; run nfsargs addip addcons;bootm\0" \
281 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
282 "tftp ${fdt_addr_r} ${fdt_file}; " \
Heiko Schocher98e69562010-12-04 08:34:04 +0100283 "run nfsargs addip addcons addmtd; " \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200284 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
Reinhard Thies6abaee42007-01-10 14:41:14 +0100285 CUSTOM_ENV_SETTINGS \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200286 "load=tftp 200000 ${u-boot}\0" \
287 ENV_UPDT \
wdenk56523f12004-07-11 17:40:54 +0000288 ""
wdenk56523f12004-07-11 17:40:54 +0000289
290#define CONFIG_BOOTCOMMAND "run net_nfs"
291
292/*
293 * IPB Bus clocking configuration.
294 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200295#define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
wdenk56523f12004-07-11 17:40:54 +0000296
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200297#if defined(CONFIG_SYS_IPBCLK_EQUALS_XLBCLK) && !defined(CONFIG_CAM5200)
wdenk56523f12004-07-11 17:40:54 +0000298/*
299 * PCI Bus clocking configuration
300 *
301 * Actually a PCI Clock of 66 MHz is only set (in cpu_init.c) if
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200302 * CONFIG_SYS_IPBCLK_EQUALS_XLBCLK is defined. This is because a PCI Clock of
Bartlomiej Siekac99512d2007-05-27 16:53:43 +0200303 * 66 MHz yet hasn't been tested with a IPB Bus Clock of 66 MHz.
wdenk56523f12004-07-11 17:40:54 +0000304 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200305#define CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2 /* define for 66MHz speed */
wdenk56523f12004-07-11 17:40:54 +0000306#endif
307
308/*
309 * I2C configuration
310 */
311#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
wdenk8f0b7cb2005-03-27 23:41:39 +0000312#ifdef CONFIG_TQM5200_REV100
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200313#define CONFIG_SYS_I2C_MODULE 1 /* Select I2C module #1 for rev. 100 board */
wdenk56523f12004-07-11 17:40:54 +0000314#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200315#define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #2 for all other revs */
wdenk56523f12004-07-11 17:40:54 +0000316#endif
317
318/*
319 * I2C clock frequency
320 *
321 * Please notice, that the resulting clock frequency could differ from the
322 * configured value. This is because the I2C clock is derived from system
Bin Menga1875592016-02-05 19:30:11 -0800323 * clock over a frequency divider with only a few divider values. U-Boot
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200324 * calculates the best approximation for CONFIG_SYS_I2C_SPEED. However the calculated
wdenk56523f12004-07-11 17:40:54 +0000325 * approximation allways lies below the configured value, never above.
326 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200327#define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */
328#define CONFIG_SYS_I2C_SLAVE 0x7F
wdenk56523f12004-07-11 17:40:54 +0000329
330/*
331 * EEPROM configuration for onboard EEPROM M24C32 (M24C64 should work
332 * also). For other EEPROMs configuration should be verified. On Mini-FAP the
333 * EEPROM (24C64) is on the same I2C address (but on other I2C bus), so the
334 * same configuration could be used.
335 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200336#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* 1010000x */
337#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
338#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* =32 Bytes per write */
339#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
wdenk56523f12004-07-11 17:40:54 +0000340
341/*
342 * HW-Monitor configuration on Mini-FAP
343 */
344#if defined (CONFIG_MINIFAP)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200345#define CONFIG_SYS_I2C_HWMON_ADDR 0x2C
wdenk56523f12004-07-11 17:40:54 +0000346#endif
347
348/* List of I2C addresses to be verified by POST */
wdenk56523f12004-07-11 17:40:54 +0000349#if defined (CONFIG_MINIFAP)
Peter Tyser60aaaa02010-10-22 00:20:30 -0500350#undef CONFIG_SYS_POST_I2C_ADDRS
351#define CONFIG_SYS_POST_I2C_ADDRS {CONFIG_SYS_I2C_EEPROM_ADDR, \
352 CONFIG_SYS_I2C_HWMON_ADDR, \
353 CONFIG_SYS_I2C_SLAVE}
wdenk56523f12004-07-11 17:40:54 +0000354#endif
355
356/*
357 * Flash configuration
358 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200359#define CONFIG_SYS_FLASH_BASE 0xFC000000
wdenk56523f12004-07-11 17:40:54 +0000360
Marian Balakowiczd9384de2007-01-10 00:26:15 +0100361#if defined(CONFIG_CAM5200) && defined(CONFIG_CAM5200_NIOSFLASH)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200362#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max num of flash banks
Marian Balakowicz72997122006-10-03 20:28:38 +0200363 (= chip selects) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200364#define CONFIG_SYS_FLASH_WORD_SIZE unsigned int /* main flash device with */
365#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
366#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
Marian Balakowicz72997122006-10-03 20:28:38 +0200367
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200368#define CONFIG_SYS_FLASH_ADDR0 0x555
369#define CONFIG_SYS_FLASH_ADDR1 0x2AA
370#define CONFIG_SYS_FLASH_2ND_16BIT_DEV 1 /* NIOS flash is a 16bit device */
371#define CONFIG_SYS_MAX_FLASH_SECT 128
Marian Balakowiczd9384de2007-01-10 00:26:15 +0100372#else
373/* use CFI flash driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200374#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200375#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
Wolfgang Denk085ecde2010-11-23 13:20:22 +0100376#define CONFIG_FLASH_CFI_MTD /* with MTD support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200377#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_BOOTCS_START }
378#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks
Marian Balakowiczd9384de2007-01-10 00:26:15 +0100379 (= chip selects) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200380#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
Marian Balakowiczd9384de2007-01-10 00:26:15 +0100381#endif
Marian Balakowicz72997122006-10-03 20:28:38 +0200382
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200383#define CONFIG_SYS_FLASH_EMPTY_INFO
384#define CONFIG_SYS_FLASH_SIZE 0x04000000 /* 64 MByte */
385#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
wdenk56523f12004-07-11 17:40:54 +0000386
Wolfgang Denk135ae002006-07-22 01:20:03 +0200387#if defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200388# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00040000)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200389#elif defined(CONFIG_TQM5200_B)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200390# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00080000)
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200391#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200392# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00060000)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200393#endif
394
Wolfgang Denkd534f5c2005-08-23 22:27:41 +0200395/* Dynamic MTD partition support */
Stefan Roese68d7d652009-03-19 13:30:36 +0100396#define CONFIG_CMD_MTDPARTS
Stefan Roese942556a2009-05-12 14:32:58 +0200397#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
Heiko Schocher259bff72010-12-17 10:11:20 +0100398#define MTDIDS_DEFAULT "nor0=fc000000.flash"
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200399
Heiko Schocher5624d662010-12-17 10:11:27 +0100400#if defined(CONFIG_STK52XX)
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200401# if defined(CONFIG_TQM5200_B)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200402# if defined(CONFIG_SYS_LOWBOOT)
Heiko Schocher259bff72010-12-17 10:11:20 +0100403# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:1m(firmware)," \
Martin Krausea5cc5552008-03-19 14:25:14 +0100404 "256k(dtb)," \
405 "2304k(kernel)," \
406 "2560k(small-fs)," \
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200407 "2m(initrd)," \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200408 "8m(misc)," \
409 "16m(big-fs)"
410# else /* highboot */
Heiko Schocher259bff72010-12-17 10:11:20 +0100411# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:2560k(kernel),"\
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200412 "3584k(small-fs)," \
413 "2m(initrd)," \
414 "8m(misc)," \
415 "15m(big-fs)," \
416 "1m(firmware)"
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200417# endif /* CONFIG_SYS_LOWBOOT */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200418# else /* !CONFIG_TQM5200_B */
Heiko Schocher259bff72010-12-17 10:11:20 +0100419# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200420 "128k(dtb)," \
421 "2304k(kernel)," \
Wolfgang Denkd534f5c2005-08-23 22:27:41 +0200422 "2m(initrd)," \
423 "4m(small-fs)," \
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200424 "8m(misc)," \
Bartlomiej Siekae1f601b2007-09-13 16:33:59 +0200425 "15m(big-fs)"
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200426# endif /* CONFIG_TQM5200_B */
Wolfgang Denk135ae002006-07-22 01:20:03 +0200427#elif defined (CONFIG_CAM5200)
Heiko Schocher259bff72010-12-17 10:11:20 +0100428# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:768k(firmware),"\
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200429 "1792k(kernel)," \
Marian Balakowicz72997122006-10-03 20:28:38 +0200430 "5632k(rootfs)," \
431 "24m(home)"
Heiko Schocher5624d662010-12-17 10:11:27 +0100432#elif defined (CONFIG_CHARON)
433# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
434 "1408k(kernel)," \
435 "2m(initrd)," \
436 "4m(small-fs)," \
437 "24320k(big-fs)," \
438 "256k(dts)"
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200439#elif defined (CONFIG_FO300)
Heiko Schocher259bff72010-12-17 10:11:20 +0100440# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200441 "1408k(kernel)," \
442 "2m(initrd)," \
443 "4m(small-fs)," \
444 "8m(misc)," \
445 "16m(big-fs)"
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200446#else
447# error "Unknown Carrier Board"
448#endif /* CONFIG_STK52XX */
wdenk56523f12004-07-11 17:40:54 +0000449
450/*
451 * Environment settings
452 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200453#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200454#define CONFIG_ENV_SIZE 0x4000 /* 16 k - keep small for fast booting */
Wolfgang Denk78d620e2006-11-23 22:58:58 +0100455#if defined(CONFIG_TQM5200_B) || defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200456#define CONFIG_ENV_SECT_SIZE 0x40000
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200457#else
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200458#define CONFIG_ENV_SECT_SIZE 0x20000
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200459#endif /* CONFIG_TQM5200_B */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200460#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
461#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
wdenk56523f12004-07-11 17:40:54 +0000462
463/*
464 * Memory map
465 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200466#define CONFIG_SYS_MBAR 0xF0000000
467#define CONFIG_SYS_SDRAM_BASE 0x00000000
468#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
wdenk56523f12004-07-11 17:40:54 +0000469
470/* Use ON-Chip SRAM until RAM will be available */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200471#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
wdenk56523f12004-07-11 17:40:54 +0000472#ifdef CONFIG_POST
473/* preserve space for the post_word at end of on-chip SRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200474#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_POST_SIZE
wdenk56523f12004-07-11 17:40:54 +0000475#else
Wolfgang Denk553f0982010-10-26 13:32:32 +0200476#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE
wdenk56523f12004-07-11 17:40:54 +0000477#endif
478
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200479#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200480#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk56523f12004-07-11 17:40:54 +0000481
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200482#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200483#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
484# define CONFIG_SYS_RAMBOOT 1
wdenk56523f12004-07-11 17:40:54 +0000485#endif
486
Wolfgang Denk135ae002006-07-22 01:20:03 +0200487#if defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200488# define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200489#elif defined(CONFIG_TQM5200_B)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200490# define CONFIG_SYS_MONITOR_LEN (512 << 10) /* Reserve 512 kB for Monitor */
Wolfgang Denk45a212c2006-07-19 17:52:30 +0200491#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200492# define CONFIG_SYS_MONITOR_LEN (384 << 10) /* Reserve 384 kB for Monitor */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200493#endif
494
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200495#define CONFIG_SYS_MALLOC_LEN (1024 << 10) /* Reserve 1024 kB for malloc() */
496#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk56523f12004-07-11 17:40:54 +0000497
498/*
499 * Ethernet configuration
500 */
501#define CONFIG_MPC5xxx_FEC 1
Ben Warren86321fc2009-02-05 23:58:25 -0800502#define CONFIG_MPC5xxx_FEC_MII100
wdenk56523f12004-07-11 17:40:54 +0000503/*
Ben Warren86321fc2009-02-05 23:58:25 -0800504 * Define CONFIG_MPC5xxx_FEC_MII10 to force FEC at 10Mb
wdenk56523f12004-07-11 17:40:54 +0000505 */
Ben Warren86321fc2009-02-05 23:58:25 -0800506/* #define CONFIG_MPC5xxx_FEC_MII10 */
wdenk56523f12004-07-11 17:40:54 +0000507#define CONFIG_PHY_ADDR 0x00
508
509/*
510 * GPIO configuration
511 *
Marian Balakowicz72997122006-10-03 20:28:38 +0200512 * use CS1: Bit 0 (mask: 0x80000000):
513 * 1 -> Pin gpio_wkup_6 as second SDRAM chip select (mem_cs1).
wdenk56523f12004-07-11 17:40:54 +0000514 * use ALT CAN position: Bits 2-3 (mask: 0x30000000):
Marian Balakowicz72997122006-10-03 20:28:38 +0200515 * 00 -> No Alternatives, CAN1/2 on PSC2 according to PSC2 setting.
516 * SPI on PSC3 according to PSC3 setting. Use for CAM5200.
517 * 01 -> CAN1 on I2C1, CAN2 on Tmr0/1.
518 * Use for REV200 STK52XX boards and FO300 boards. Do not use
519 * with REV100 modules (because, there I2C1 is used as I2C bus).
520 * use ATA: Bits 6-7 (mask 0x03000000):
521 * 00 -> No ATA chip selects, csb_4/5 used as normal chip selects.
522 * Use for CAM5200 board.
523 * 01 -> ATA cs0/1 on csb_4/5. Use for the remaining boards.
524 * use PSC6: Bits 9-11 (mask 0x00700000):
525 * 000 -> use PSC6_0 to PSC6_3 as GPIO, PSC6 could not be used as
526 * UART, CODEC or IrDA.
527 * GPIO on PSC6_3 is used in post_hotkeys_pressed() to
528 * enable extended POST tests.
529 * Use for MINI-FAP and TQM5200_IB boards.
530 * 101 -> use PSC6 as UART. Pins PSC6_0 to PSC6_3 are used.
531 * Extended POST test is not available.
532 * Use for STK52xx, FO300 and CAM5200 boards.
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200533 * WARNING: When the extended POST is enabled, these bits will
534 * be overridden by this code as GPIOs!
Marian Balakowicz72997122006-10-03 20:28:38 +0200535 * use PCI_DIS: Bit 16 (mask 0x00008000):
536 * 1 -> disable PCI controller (on CAM5200 board).
537 * use USB: Bits 18-19 (mask 0x00003000):
538 * 10 -> two UARTs (on FO300 and CAM5200).
539 * use PSC3: Bits 20-23 (mask: 0x00000f00):
540 * 0000 -> All PSC3 pins are GPIOs.
541 * 1100 -> UART/SPI (on FO300 board).
542 * 0100 -> UART (on CAM5200 board).
543 * use PSC2: Bits 25:27 (mask: 0x00000030):
544 * 000 -> All PSC2 pins are GPIOs.
545 * 100 -> UART (on CAM5200 board).
546 * 001 -> CAN1/2 on PSC2 pins.
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200547 * Use for REV100 STK52xx boards
Marian Balakowicz72997122006-10-03 20:28:38 +0200548 * 01x -> Use AC97 (on FO300 board).
549 * use PSC1: Bits 29-31 (mask: 0x00000007):
550 * 100 -> UART (on all boards).
wdenk56523f12004-07-11 17:40:54 +0000551 */
Heiko Schocher98e69562010-12-04 08:34:04 +0100552#if !defined(CONFIG_SYS_GPS_PORT_CONFIG)
wdenk56523f12004-07-11 17:40:54 +0000553#if defined (CONFIG_MINIFAP)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200554# define CONFIG_SYS_GPS_PORT_CONFIG 0x91000004
wdenk7e6bf352004-12-12 22:06:17 +0000555#elif defined (CONFIG_STK52XX)
wdenk83e40ba2005-03-31 18:42:15 +0000556# if defined (CONFIG_STK52XX_REV100)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200557# define CONFIG_SYS_GPS_PORT_CONFIG 0x81500014
wdenk83e40ba2005-03-31 18:42:15 +0000558# else /* STK52xx REV200 and above */
559# if defined (CONFIG_TQM5200_REV100)
560# error TQM5200 REV100 not supported on STK52XX REV200 or above
561# else/* TQM5200 REV200 and above */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200562# define CONFIG_SYS_GPS_PORT_CONFIG 0x91500404
wdenk83e40ba2005-03-31 18:42:15 +0000563# endif
wdenk8f0b7cb2005-03-27 23:41:39 +0000564# endif
Marian Balakowicz6d3bc9b2006-08-18 19:14:46 +0200565#elif defined (CONFIG_FO300)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200566# define CONFIG_SYS_GPS_PORT_CONFIG 0x91502c24
Marian Balakowicz72997122006-10-03 20:28:38 +0200567#elif defined (CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200568# define CONFIG_SYS_GPS_PORT_CONFIG 0x8050A444
wdenk83e40ba2005-03-31 18:42:15 +0000569#else /* TMQ5200 Inbetriebnahme-Board */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200570# define CONFIG_SYS_GPS_PORT_CONFIG 0x81000004
wdenk56523f12004-07-11 17:40:54 +0000571#endif
Heiko Schocher98e69562010-12-04 08:34:04 +0100572#endif
wdenk56523f12004-07-11 17:40:54 +0000573
574/*
575 * RTC configuration
576 */
Wolfgang Denk4f562f12005-08-18 11:51:12 +0200577#if defined (CONFIG_STK52XX) && !defined (CONFIG_STK52XX_REV100)
578# define CONFIG_RTC_M41T11 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200579# define CONFIG_SYS_I2C_RTC_ADDR 0x68
580# define CONFIG_SYS_M41T11_BASE_YEAR 1900 /* because Linux uses the same base
Wolfgang Denkedd0b502006-07-19 14:44:03 +0200581 year */
Wolfgang Denk4f562f12005-08-18 11:51:12 +0200582#else
583# define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
584#endif
wdenk56523f12004-07-11 17:40:54 +0000585
586/*
587 * Miscellaneous configurable options
588 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200589#define CONFIG_SYS_LONGHELP /* undef to save memory */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200590
Wolfgang Denk2751a952006-10-28 02:29:14 +0200591#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
Wolfgang Denk5078cce2006-07-21 11:16:34 +0200592
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200593#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
Jon Loeliger26946902007-07-04 22:30:50 -0500594#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200595#define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
Jon Loeliger26946902007-07-04 22:30:50 -0500596#endif
597
598#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200599#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk56523f12004-07-11 17:40:54 +0000600#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200601#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk56523f12004-07-11 17:40:54 +0000602#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200603#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
604#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
605#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk56523f12004-07-11 17:40:54 +0000606
607/* Enable an alternate, more extensive memory test */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200608#define CONFIG_SYS_ALT_MEMTEST
wdenk56523f12004-07-11 17:40:54 +0000609
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200610#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
611#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
wdenk56523f12004-07-11 17:40:54 +0000612
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200613#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
wdenk56523f12004-07-11 17:40:54 +0000614
wdenk56523f12004-07-11 17:40:54 +0000615/*
wdenk56523f12004-07-11 17:40:54 +0000616 * Various low-level settings
617 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200618#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
619#define CONFIG_SYS_HID0_FINAL HID0_ICE
wdenk56523f12004-07-11 17:40:54 +0000620
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200621#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
622#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
623#ifdef CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2
624#define CONFIG_SYS_BOOTCS_CFG 0x0008DF30 /* for pci_clk = 66 MHz */
wdenk56523f12004-07-11 17:40:54 +0000625#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200626#define CONFIG_SYS_BOOTCS_CFG 0x0004DF30 /* for pci_clk = 33 MHz */
wdenk56523f12004-07-11 17:40:54 +0000627#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200628#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
629#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
wdenk56523f12004-07-11 17:40:54 +0000630
wdenk7e6bf352004-12-12 22:06:17 +0000631#define CONFIG_LAST_STAGE_INIT
wdenk7e6bf352004-12-12 22:06:17 +0000632
wdenk56523f12004-07-11 17:40:54 +0000633/*
634 * SRAM - Do not map below 2 GB in address space, because this area is used
635 * for SDRAM autosizing.
636 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200637#define CONFIG_SYS_CS2_START 0xE5000000
638#define CONFIG_SYS_CS2_SIZE 0x100000 /* 1 MByte */
639#define CONFIG_SYS_CS2_CFG 0x0004D930
wdenk56523f12004-07-11 17:40:54 +0000640
641/*
642 * Grafic controller - Do not map below 2 GB in address space, because this
643 * area is used for SDRAM autosizing.
644 */
wdenk8f0b7cb2005-03-27 23:41:39 +0000645#define SM501_FB_BASE 0xE0000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200646#define CONFIG_SYS_CS1_START (SM501_FB_BASE)
647#define CONFIG_SYS_CS1_SIZE 0x4000000 /* 64 MByte */
648#define CONFIG_SYS_CS1_CFG 0x8F48FF70
649#define SM501_MMIO_BASE CONFIG_SYS_CS1_START + 0x03E00000
wdenk56523f12004-07-11 17:40:54 +0000650
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200651#define CONFIG_SYS_CS_BURST 0x00000000
652#define CONFIG_SYS_CS_DEADCYCLE 0x33333311 /* 1 dead cycle for flash and SM501 */
wdenk56523f12004-07-11 17:40:54 +0000653
Marian Balakowicz72997122006-10-03 20:28:38 +0200654#if defined(CONFIG_CAM5200)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200655#define CONFIG_SYS_CS4_START 0xB0000000
656#define CONFIG_SYS_CS4_SIZE 0x00010000
657#define CONFIG_SYS_CS4_CFG 0x01019C10
Marian Balakowicz72997122006-10-03 20:28:38 +0200658
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200659#define CONFIG_SYS_CS5_START 0xD0000000
660#define CONFIG_SYS_CS5_SIZE 0x01208000
661#define CONFIG_SYS_CS5_CFG 0x1414BF10
Marian Balakowicz72997122006-10-03 20:28:38 +0200662#endif
663
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200664#define CONFIG_SYS_RESET_ADDRESS 0xff000000
wdenk56523f12004-07-11 17:40:54 +0000665
666/*-----------------------------------------------------------------------
667 * USB stuff
668 *-----------------------------------------------------------------------
669 */
670#define CONFIG_USB_CLOCK 0x0001BBBB
671#define CONFIG_USB_CONFIG 0x00001000
672
673/*-----------------------------------------------------------------------
674 * IDE/ATA stuff Supports IDE harddisk
675 *-----------------------------------------------------------------------
676 */
677
wdenk81050922004-07-11 20:04:51 +0000678#undef CONFIG_IDE_8xx_PCCARD /* Use IDE with PC Card Adapter */
wdenk56523f12004-07-11 17:40:54 +0000679
wdenk81050922004-07-11 20:04:51 +0000680#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
681#undef CONFIG_IDE_LED /* LED for ide not supported */
wdenk56523f12004-07-11 17:40:54 +0000682
wdenk81050922004-07-11 20:04:51 +0000683#define CONFIG_IDE_RESET /* reset for ide supported */
wdenk56523f12004-07-11 17:40:54 +0000684#define CONFIG_IDE_PREINIT
685
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200686#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
687#define CONFIG_SYS_IDE_MAXDEVICE 2 /* max. 2 drives per IDE bus */
wdenk56523f12004-07-11 17:40:54 +0000688
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200689#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
wdenk56523f12004-07-11 17:40:54 +0000690
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200691#define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA
wdenk56523f12004-07-11 17:40:54 +0000692
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200693/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200694#define CONFIG_SYS_ATA_DATA_OFFSET (0x0060)
wdenk56523f12004-07-11 17:40:54 +0000695
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200696/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200697#define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET)
wdenk56523f12004-07-11 17:40:54 +0000698
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200699/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200700#define CONFIG_SYS_ATA_ALT_OFFSET (0x005C)
wdenk56523f12004-07-11 17:40:54 +0000701
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200702/* Interval between registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200703#define CONFIG_SYS_ATA_STRIDE 4
wdenk56523f12004-07-11 17:40:54 +0000704
Wolfgang Denk33af3e62008-10-01 12:34:58 +0200705/* Support ATAPI devices */
Detlev Zundel95c44ec2009-10-07 16:38:05 +0200706#define CONFIG_ATAPI 1
Wolfgang Denk33af3e62008-10-01 12:34:58 +0200707
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200708/*-----------------------------------------------------------------------
709 * Open firmware flat tree support
710 *-----------------------------------------------------------------------
711 */
Bartlomiej Sieka8f8416f2007-06-08 14:52:22 +0200712#define OF_CPU "PowerPC,5200@0"
713#define OF_SOC "soc5200@f0000000"
714#define OF_TBCLK (bd->bi_busfreq / 4)
715#define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
716
wdenk56523f12004-07-11 17:40:54 +0000717#endif /* __CONFIG_H */