blob: a334aa336d14c18af8e5447ae1b16d6ee4810b4a [file] [log] [blame]
Ian Campbell2c7e3b92014-10-24 21:20:44 +01001if ARCH_SUNXI
2
Hans de Goede44d8ae52015-04-06 20:33:34 +02003# Note only one of these may be selected at a time! But hidden choices are
4# not supported by Kconfig
5config SUNXI_GEN_SUN4I
6 bool
7 ---help---
8 Select this for sunxi SoCs which have resets and clocks set up
9 as the original A10 (mach-sun4i).
10
11config SUNXI_GEN_SUN6I
12 bool
13 ---help---
14 Select this for sunxi SoCs which have sun6i like periphery, like
15 separate ahb reset control registers, custom pmic bus, new style
16 watchdog, etc.
17
18
Ian Campbell2c7e3b92014-10-24 21:20:44 +010019choice
20 prompt "Sunxi SoC Variant"
Joe Hershbergera26cd042015-05-12 14:46:23 -050021 optional
Ian Campbell2c7e3b92014-10-24 21:20:44 +010022
Ian Campbellc3be2792014-10-24 21:20:45 +010023config MACH_SUN4I
Ian Campbell2c7e3b92014-10-24 21:20:44 +010024 bool "sun4i (Allwinner A10)"
25 select CPU_V7
Hans de Goede44d8ae52015-04-06 20:33:34 +020026 select SUNXI_GEN_SUN4I
Ian Campbell2c7e3b92014-10-24 21:20:44 +010027 select SUPPORT_SPL
28
Ian Campbellc3be2792014-10-24 21:20:45 +010029config MACH_SUN5I
Ian Campbell2c7e3b92014-10-24 21:20:44 +010030 bool "sun5i (Allwinner A13)"
31 select CPU_V7
Hans de Goede44d8ae52015-04-06 20:33:34 +020032 select SUNXI_GEN_SUN4I
Ian Campbell2c7e3b92014-10-24 21:20:44 +010033 select SUPPORT_SPL
34
Ian Campbellc3be2792014-10-24 21:20:45 +010035config MACH_SUN6I
Ian Campbell2c7e3b92014-10-24 21:20:44 +010036 bool "sun6i (Allwinner A31)"
37 select CPU_V7
Chen-Yu Tsaicc08ea42015-05-28 21:25:32 +080038 select CPU_V7_HAS_NONSEC
39 select CPU_V7_HAS_VIRT
Hans de Goede44d8ae52015-04-06 20:33:34 +020040 select SUNXI_GEN_SUN6I
Hans de Goede8c2c9cf2014-10-25 20:18:10 +020041 select SUPPORT_SPL
Chen-Yu Tsaicc08ea42015-05-28 21:25:32 +080042 select ARMV7_BOOT_SEC_DEFAULT if OLD_SUNXI_KERNEL_COMPAT
Ian Campbell2c7e3b92014-10-24 21:20:44 +010043
Ian Campbellc3be2792014-10-24 21:20:45 +010044config MACH_SUN7I
Ian Campbell2c7e3b92014-10-24 21:20:44 +010045 bool "sun7i (Allwinner A20)"
46 select CPU_V7
Hans de Goedeea624e12014-11-14 09:34:30 +010047 select CPU_V7_HAS_NONSEC
48 select CPU_V7_HAS_VIRT
Hans de Goede44d8ae52015-04-06 20:33:34 +020049 select SUNXI_GEN_SUN4I
Ian Campbell2c7e3b92014-10-24 21:20:44 +010050 select SUPPORT_SPL
Hans de Goedeb366fb92014-10-24 20:12:04 +020051 select ARMV7_BOOT_SEC_DEFAULT if OLD_SUNXI_KERNEL_COMPAT
Ian Campbell2c7e3b92014-10-24 21:20:44 +010052
Hans de Goede5e6bacd2015-04-06 20:55:39 +020053config MACH_SUN8I_A23
Ian Campbell2c7e3b92014-10-24 21:20:44 +010054 bool "sun8i (Allwinner A23)"
55 select CPU_V7
Chen-Yu Tsai014414f2015-05-28 21:25:34 +080056 select CPU_V7_HAS_NONSEC
57 select CPU_V7_HAS_VIRT
Hans de Goede44d8ae52015-04-06 20:33:34 +020058 select SUNXI_GEN_SUN6I
Hans de Goede08fd1472014-12-07 14:34:27 +010059 select SUPPORT_SPL
Chen-Yu Tsai014414f2015-05-28 21:25:34 +080060 select ARMV7_BOOT_SEC_DEFAULT if OLD_SUNXI_KERNEL_COMPAT
Ian Campbell2c7e3b92014-10-24 21:20:44 +010061
Vishnu Patekar8c3dacf2015-03-01 23:47:48 +053062config MACH_SUN8I_A33
63 bool "sun8i (Allwinner A33)"
64 select CPU_V7
Chen-Yu Tsai014414f2015-05-28 21:25:34 +080065 select CPU_V7_HAS_NONSEC
66 select CPU_V7_HAS_VIRT
Vishnu Patekar8c3dacf2015-03-01 23:47:48 +053067 select SUNXI_GEN_SUN6I
68 select SUPPORT_SPL
Chen-Yu Tsai014414f2015-05-28 21:25:34 +080069 select ARMV7_BOOT_SEC_DEFAULT if OLD_SUNXI_KERNEL_COMPAT
Vishnu Patekar8c3dacf2015-03-01 23:47:48 +053070
Jens Kuske1c27b7d2015-11-17 15:12:58 +010071config MACH_SUN8I_H3
72 bool "sun8i (Allwinner H3)"
73 select CPU_V7
Chen-Yu Tsai853f6d12016-01-06 15:13:09 +080074 select CPU_V7_HAS_NONSEC
75 select CPU_V7_HAS_VIRT
Jens Kuske1c27b7d2015-11-17 15:12:58 +010076 select SUNXI_GEN_SUN6I
Jens Kuske0404d532015-11-17 15:12:59 +010077 select SUPPORT_SPL
Chen-Yu Tsai853f6d12016-01-06 15:13:09 +080078 select ARMV7_BOOT_SEC_DEFAULT if OLD_SUNXI_KERNEL_COMPAT
Jens Kuske1c27b7d2015-11-17 15:12:58 +010079
vishnupatekar762e24a2015-11-29 01:07:19 +080080config MACH_SUN8I_A83T
81 bool "sun8i (Allwinner A83T)"
82 select CPU_V7
83 select SUNXI_GEN_SUN6I
84 select SUPPORT_SPL
85
Hans de Goede1871a8c2015-01-13 19:25:06 +010086config MACH_SUN9I
87 bool "sun9i (Allwinner A80)"
88 select CPU_V7
89 select SUNXI_GEN_SUN6I
90
Ian Campbell2c7e3b92014-10-24 21:20:44 +010091endchoice
Maxime Ripard8a6564d2014-10-03 20:16:29 +080092
Hans de Goede5e6bacd2015-04-06 20:55:39 +020093# The sun8i SoCs share a lot, this helps to avoid a lot of "if A23 || A33"
94config MACH_SUN8I
95 bool
vishnupatekar762e24a2015-11-29 01:07:19 +080096 default y if MACH_SUN8I_A23 || MACH_SUN8I_A33 || MACH_SUN8I_H3 || MACH_SUN8I_A83T
Hans de Goede5e6bacd2015-04-06 20:55:39 +020097
Vishnu Patekarf5fd8ca2016-01-12 01:20:58 +080098config DRAM_TYPE
99 int "sunxi dram type"
100 depends on MACH_SUN8I_A83T
101 default 3
102 ---help---
103 Set the dram type, 3: DDR3, 7: LPDDR3
Hans de Goede5e6bacd2015-04-06 20:55:39 +0200104
Hans de Goede37781a12014-11-15 19:46:39 +0100105config DRAM_CLK
Hans de Goede8ffc4872015-01-17 14:24:55 +0100106 int "sunxi dram clock speed"
107 default 312 if MACH_SUN6I || MACH_SUN8I
108 default 360 if MACH_SUN4I || MACH_SUN5I || MACH_SUN7I
Hans de Goede37781a12014-11-15 19:46:39 +0100109 ---help---
110 Set the dram clock speed, valid range 240 - 480, must be a multiple
Hans de Goedee1a08882015-01-25 11:29:27 +0100111 of 24.
Hans de Goede37781a12014-11-15 19:46:39 +0100112
Siarhei Siamashka47e35012015-02-01 00:27:06 +0200113if MACH_SUN5I || MACH_SUN7I
114config DRAM_MBUS_CLK
115 int "sunxi mbus clock speed"
116 default 300
117 ---help---
118 Set the mbus clock speed. The maximum on sun5i hardware is 300MHz.
119
120endif
121
Hans de Goede37781a12014-11-15 19:46:39 +0100122config DRAM_ZQ
Hans de Goede8ffc4872015-01-17 14:24:55 +0100123 int "sunxi dram zq value"
124 default 123 if MACH_SUN4I || MACH_SUN5I || MACH_SUN6I || MACH_SUN8I
125 default 127 if MACH_SUN7I
Hans de Goede37781a12014-11-15 19:46:39 +0100126 ---help---
Hans de Goedee1a08882015-01-25 11:29:27 +0100127 Set the dram zq value.
Hans de Goede37781a12014-11-15 19:46:39 +0100128
Hans de Goede8975cdf2015-05-13 15:00:46 +0200129config DRAM_ODT_EN
130 bool "sunxi dram odt enable"
131 default n if !MACH_SUN8I_A23
132 default y if MACH_SUN8I_A23
133 ---help---
134 Select this to enable dram odt (on die termination).
135
Hans de Goede8ffc4872015-01-17 14:24:55 +0100136if MACH_SUN4I || MACH_SUN5I || MACH_SUN7I
137config DRAM_EMR1
138 int "sunxi dram emr1 value"
139 default 0 if MACH_SUN4I
140 default 4 if MACH_SUN5I || MACH_SUN7I
141 ---help---
Hans de Goedee1a08882015-01-25 11:29:27 +0100142 Set the dram controller emr1 value.
Siarhei Siamashkad1336472015-02-01 00:27:05 +0200143
Siarhei Siamashka47e35012015-02-01 00:27:06 +0200144config DRAM_TPR3
145 hex "sunxi dram tpr3 value"
146 default 0
147 ---help---
148 Set the dram controller tpr3 parameter. This parameter configures
149 the delay on the command lane and also phase shifts, which are
150 applied for sampling incoming read data. The default value 0
151 means that no phase/delay adjustments are necessary. Properly
152 configuring this parameter increases reliability at high DRAM
153 clock speeds.
154
155config DRAM_DQS_GATING_DELAY
156 hex "sunxi dram dqs_gating_delay value"
157 default 0
158 ---help---
159 Set the dram controller dqs_gating_delay parmeter. Each byte
160 encodes the DQS gating delay for each byte lane. The delay
161 granularity is 1/4 cycle. For example, the value 0x05060606
162 means that the delay is 5 quarter-cycles for one lane (1.25
163 cycles) and 6 quarter-cycles (1.5 cycles) for 3 other lanes.
164 The default value 0 means autodetection. The results of hardware
165 autodetection are not very reliable and depend on the chip
166 temperature (sometimes producing different results on cold start
167 and warm reboot). But the accuracy of hardware autodetection
168 is usually good enough, unless running at really high DRAM
169 clocks speeds (up to 600MHz). If unsure, keep as 0.
170
Siarhei Siamashkad1336472015-02-01 00:27:05 +0200171choice
172 prompt "sunxi dram timings"
173 default DRAM_TIMINGS_VENDOR_MAGIC
174 ---help---
175 Select the timings of the DDR3 chips.
176
177config DRAM_TIMINGS_VENDOR_MAGIC
178 bool "Magic vendor timings from Android"
179 ---help---
180 The same DRAM timings as in the Allwinner boot0 bootloader.
181
182config DRAM_TIMINGS_DDR3_1066F_1333H
183 bool "JEDEC DDR3-1333H with down binning to DDR3-1066F"
184 ---help---
185 Use the timings of the standard JEDEC DDR3-1066F speed bin for
186 DRAM_CLK <= 533MHz and the timings of the DDR3-1333H speed bin
187 for DRAM_CLK > 533MHz. This covers the majority of DDR3 chips
188 used in Allwinner A10/A13/A20 devices. In the case of DDR3-1333
189 or DDR3-1600 chips, be sure to check the DRAM datasheet to confirm
190 that down binning to DDR3-1066F is supported (because DDR3-1066F
191 uses a bit faster timings than DDR3-1333H).
192
193config DRAM_TIMINGS_DDR3_800E_1066G_1333J
194 bool "JEDEC DDR3-800E / DDR3-1066G / DDR3-1333J"
195 ---help---
196 Use the timings of the slowest possible JEDEC speed bin for the
197 selected DRAM_CLK. Depending on the DRAM_CLK value, it may be
198 DDR3-800E, DDR3-1066G or DDR3-1333J.
199
200endchoice
201
Hans de Goede37781a12014-11-15 19:46:39 +0100202endif
203
Hans de Goede8975cdf2015-05-13 15:00:46 +0200204if MACH_SUN8I_A23
205config DRAM_ODT_CORRECTION
206 int "sunxi dram odt correction value"
207 default 0
208 ---help---
209 Set the dram odt correction value (range -255 - 255). In allwinner
210 fex files, this option is found in bits 8-15 of the u32 odt_en variable
211 in the [dram] section. When bit 31 of the odt_en variable is set
212 then the correction is negative. Usually the value for this is 0.
213endif
214
Iain Patone71b4222015-03-28 10:26:38 +0000215config SYS_CLK_FREQ
216 default 912000000 if MACH_SUN7I
217 default 1008000000 if MACH_SUN4I || MACH_SUN5I || MACH_SUN6I || MACH_SUN8I
218
Maxime Ripard8a6564d2014-10-03 20:16:29 +0800219config SYS_CONFIG_NAME
Ian Campbellc3be2792014-10-24 21:20:45 +0100220 default "sun4i" if MACH_SUN4I
221 default "sun5i" if MACH_SUN5I
222 default "sun6i" if MACH_SUN6I
223 default "sun7i" if MACH_SUN7I
224 default "sun8i" if MACH_SUN8I
Hans de Goede1871a8c2015-01-13 19:25:06 +0100225 default "sun9i" if MACH_SUN9I
Hans de Goede6ae66f22014-08-01 09:28:24 +0200226
Masahiro Yamadadd840582014-07-30 14:08:14 +0900227config SYS_BOARD
Masahiro Yamadadd840582014-07-30 14:08:14 +0900228 default "sunxi"
229
230config SYS_SOC
Masahiro Yamadadd840582014-07-30 14:08:14 +0900231 default "sunxi"
232
Siarhei Siamashkaf0ce28e2014-12-25 02:34:47 +0200233config UART0_PORT_F
234 bool "UART0 on MicroSD breakout board"
Siarhei Siamashkaf0ce28e2014-12-25 02:34:47 +0200235 default n
236 ---help---
237 Repurpose the SD card slot for getting access to the UART0 serial
238 console. Primarily useful only for low level u-boot debugging on
239 tablets, where normal UART0 is difficult to access and requires
240 device disassembly and/or soldering. As the SD card can't be used
241 at the same time, the system can be only booted in the FEL mode.
242 Only enable this if you really know what you are doing.
243
Hans de Goedeaccc9e42014-10-22 14:56:36 +0200244config OLD_SUNXI_KERNEL_COMPAT
245 boolean "Enable workarounds for booting old kernels"
246 default n
247 ---help---
248 Set this to enable various workarounds for old kernels, this results in
249 sub-optimal settings for newer kernels, only enable if needed.
250
Maxime Ripard44c79872015-10-15 22:04:07 +0200251config MMC
252 depends on !UART0_PORT_F
253 default y if ARCH_SUNXI
254
Hans de Goedecd821132014-10-02 20:29:26 +0200255config MMC0_CD_PIN
256 string "Card detect pin for mmc0"
257 default ""
258 ---help---
259 Set the card detect pin for mmc0, leave empty to not use cd. This
260 takes a string in the format understood by sunxi_name_to_gpio, e.g.
261 PH1 for pin 1 of port H.
262
263config MMC1_CD_PIN
264 string "Card detect pin for mmc1"
265 default ""
266 ---help---
267 See MMC0_CD_PIN help text.
268
269config MMC2_CD_PIN
270 string "Card detect pin for mmc2"
271 default ""
272 ---help---
273 See MMC0_CD_PIN help text.
274
275config MMC3_CD_PIN
276 string "Card detect pin for mmc3"
277 default ""
278 ---help---
279 See MMC0_CD_PIN help text.
280
Paul Kocialkowski8deacca2015-03-22 18:12:23 +0100281config MMC1_PINS
282 string "Pins for mmc1"
283 default ""
284 ---help---
285 Set the pins used for mmc1, when applicable. This takes a string in the
286 format understood by sunxi_name_to_gpio_bank, e.g. PH for port H.
287
288config MMC2_PINS
289 string "Pins for mmc2"
290 default ""
291 ---help---
292 See MMC1_PINS help text.
293
294config MMC3_PINS
295 string "Pins for mmc3"
296 default ""
297 ---help---
298 See MMC1_PINS help text.
299
Hans de Goede2ccfac02014-10-02 20:43:50 +0200300config MMC_SUNXI_SLOT_EXTRA
301 int "mmc extra slot number"
302 default -1
303 ---help---
304 sunxi builds always enable mmc0, some boards also have a second sdcard
305 slot or emmc on mmc1 - mmc3. Setting this to 1, 2 or 3 will enable
306 support for this.
307
Hans de Goede4458b7a2015-01-07 15:26:06 +0100308config USB0_VBUS_PIN
309 string "Vbus enable pin for usb0 (otg)"
310 default ""
311 ---help---
312 Set the Vbus enable pin for usb0 (otg). This takes a string in the
313 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
314
Hans de Goede52defe82015-02-16 22:13:43 +0100315config USB0_VBUS_DET
316 string "Vbus detect pin for usb0 (otg)"
Hans de Goede52defe82015-02-16 22:13:43 +0100317 default ""
318 ---help---
319 Set the Vbus detect pin for usb0 (otg). This takes a string in the
320 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
321
Hans de Goede48c06c92015-06-14 17:29:53 +0200322config USB0_ID_DET
323 string "ID detect pin for usb0 (otg)"
324 default ""
325 ---help---
326 Set the ID detect pin for usb0 (otg). This takes a string in the
327 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
328
Hans de Goede115200c2014-11-07 16:09:00 +0100329config USB1_VBUS_PIN
330 string "Vbus enable pin for usb1 (ehci0)"
331 default "PH6" if MACH_SUN4I || MACH_SUN7I
Hans de Goede76946df2014-11-07 14:51:12 +0100332 default "PH27" if MACH_SUN6I
Hans de Goede115200c2014-11-07 16:09:00 +0100333 ---help---
334 Set the Vbus enable pin for usb1 (ehci0, usb0 is the otg). This takes
335 a string in the format understood by sunxi_name_to_gpio, e.g.
336 PH1 for pin 1 of port H.
337
338config USB2_VBUS_PIN
339 string "Vbus enable pin for usb2 (ehci1)"
340 default "PH3" if MACH_SUN4I || MACH_SUN7I
Hans de Goede76946df2014-11-07 14:51:12 +0100341 default "PH24" if MACH_SUN6I
Hans de Goede115200c2014-11-07 16:09:00 +0100342 ---help---
343 See USB1_VBUS_PIN help text.
344
Paul Kocialkowski6c739c52015-04-10 23:09:52 +0200345config I2C0_ENABLE
346 bool "Enable I2C/TWI controller 0"
347 default y if MACH_SUN4I || MACH_SUN5I || MACH_SUN7I
348 default n if MACH_SUN6I || MACH_SUN8I
349 ---help---
350 This allows enabling I2C/TWI controller 0 by muxing its pins, enabling
351 its clock and setting up the bus. This is especially useful on devices
352 with slaves connected to the bus or with pins exposed through e.g. an
353 expansion port/header.
354
355config I2C1_ENABLE
356 bool "Enable I2C/TWI controller 1"
357 default n
358 ---help---
359 See I2C0_ENABLE help text.
360
361config I2C2_ENABLE
362 bool "Enable I2C/TWI controller 2"
363 default n
364 ---help---
365 See I2C0_ENABLE help text.
366
367if MACH_SUN6I || MACH_SUN7I
368config I2C3_ENABLE
369 bool "Enable I2C/TWI controller 3"
370 default n
371 ---help---
372 See I2C0_ENABLE help text.
373endif
374
Jelle van der Waa9d082682016-01-14 14:06:26 +0100375config R_I2C_ENABLE
376 bool "Enable the PRCM I2C/TWI controller"
377 default n
378 ---help---
379 Set this to y to enable the I2C controller which is part of the PRCM.
380
Paul Kocialkowski6c739c52015-04-10 23:09:52 +0200381if MACH_SUN7I
382config I2C4_ENABLE
383 bool "Enable I2C/TWI controller 4"
384 default n
385 ---help---
386 See I2C0_ENABLE help text.
387endif
388
Hans de Goede2fcf0332015-04-25 17:25:14 +0200389config AXP_GPIO
390 boolean "Enable support for gpio-s on axp PMICs"
391 default n
392 ---help---
393 Say Y here to enable support for the gpio pins of the axp PMIC ICs.
394
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200395config VIDEO
Hans de Goede2dae8002014-12-21 16:28:32 +0100396 boolean "Enable graphical uboot console on HDMI, LCD or VGA"
vishnupatekar762e24a2015-11-29 01:07:19 +0800397 depends on !MACH_SUN8I_A83T
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200398 default y
399 ---help---
Hans de Goede2dae8002014-12-21 16:28:32 +0100400 Say Y here to add support for using a cfb console on the HDMI, LCD
401 or VGA output found on most sunxi devices. See doc/README.video for
402 info on how to select the video output and mode.
403
Hans de Goede2fbf0912014-12-23 23:04:35 +0100404config VIDEO_HDMI
405 boolean "HDMI output support"
406 depends on VIDEO && !MACH_SUN8I
407 default y
408 ---help---
409 Say Y here to add support for outputting video over HDMI.
410
Hans de Goeded9786d22014-12-25 13:58:06 +0100411config VIDEO_VGA
412 boolean "VGA output support"
413 depends on VIDEO && (MACH_SUN4I || MACH_SUN7I)
414 default n
415 ---help---
416 Say Y here to add support for outputting video over VGA.
417
Hans de Goedee2bbdfb2014-12-24 12:17:07 +0100418config VIDEO_VGA_VIA_LCD
419 boolean "VGA via LCD controller support"
Chen-Yu Tsai2583d5b2015-01-12 18:02:10 +0800420 depends on VIDEO && (MACH_SUN5I || MACH_SUN6I || MACH_SUN8I)
Hans de Goedee2bbdfb2014-12-24 12:17:07 +0100421 default n
422 ---help---
423 Say Y here to add support for external DACs connected to the parallel
424 LCD interface driving a VGA connector, such as found on the
425 Olimex A13 boards.
426
Hans de Goedefb75d972015-01-25 15:33:07 +0100427config VIDEO_VGA_VIA_LCD_FORCE_SYNC_ACTIVE_HIGH
428 boolean "Force sync active high for VGA via LCD controller support"
429 depends on VIDEO_VGA_VIA_LCD
430 default n
431 ---help---
432 Say Y here if you've a board which uses opendrain drivers for the vga
433 hsync and vsync signals. Opendrain drivers cannot generate steep enough
434 positive edges for a stable video output, so on boards with opendrain
435 drivers the sync signals must always be active high.
436
Chen-Yu Tsai507e27d2015-01-12 18:02:11 +0800437config VIDEO_VGA_EXTERNAL_DAC_EN
438 string "LCD panel power enable pin"
439 depends on VIDEO_VGA_VIA_LCD
440 default ""
441 ---help---
442 Set the enable pin for the external VGA DAC. This takes a string in the
443 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
444
Hans de Goede39920c82015-08-03 19:20:26 +0200445config VIDEO_COMPOSITE
446 boolean "Composite video output support"
447 depends on VIDEO && (MACH_SUN4I || MACH_SUN5I || MACH_SUN7I)
448 default n
449 ---help---
450 Say Y here to add support for outputting composite video.
451
Hans de Goede2dae8002014-12-21 16:28:32 +0100452config VIDEO_LCD_MODE
453 string "LCD panel timing details"
454 depends on VIDEO
455 default ""
456 ---help---
457 LCD panel timing details string, leave empty if there is no LCD panel.
458 This is in drivers/video/videomodes.c: video_get_params() format, e.g.
459 x:800,y:480,depth:18,pclk_khz:33000,le:16,ri:209,up:22,lo:22,hs:30,vs:1,sync:0,vmode:0
Hans de Goede8addd3e2015-08-16 11:23:42 +0200460 Also see: http://linux-sunxi.org/LCD
Hans de Goede2dae8002014-12-21 16:28:32 +0100461
Hans de Goede65150322015-01-13 13:21:46 +0100462config VIDEO_LCD_DCLK_PHASE
463 int "LCD panel display clock phase"
464 depends on VIDEO
465 default 1
466 ---help---
467 Select LCD panel display clock phase shift, range 0-3.
468
Hans de Goede2dae8002014-12-21 16:28:32 +0100469config VIDEO_LCD_POWER
470 string "LCD panel power enable pin"
471 depends on VIDEO
472 default ""
473 ---help---
474 Set the power enable pin for the LCD panel. This takes a string in the
475 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
476
Hans de Goede242e3d82015-02-16 17:26:41 +0100477config VIDEO_LCD_RESET
478 string "LCD panel reset pin"
479 depends on VIDEO
480 default ""
481 ---help---
482 Set the reset pin for the LCD panel. This takes a string in the format
483 understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
484
Hans de Goede2dae8002014-12-21 16:28:32 +0100485config VIDEO_LCD_BL_EN
486 string "LCD panel backlight enable pin"
487 depends on VIDEO
488 default ""
489 ---help---
490 Set the backlight enable pin for the LCD panel. This takes a string in the
491 the format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of
492 port H.
493
494config VIDEO_LCD_BL_PWM
495 string "LCD panel backlight pwm pin"
496 depends on VIDEO
497 default ""
498 ---help---
499 Set the backlight pwm pin for the LCD panel. This takes a string in the
500 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200501
Hans de Goedea7403ae2015-01-22 21:02:42 +0100502config VIDEO_LCD_BL_PWM_ACTIVE_LOW
503 bool "LCD panel backlight pwm is inverted"
504 depends on VIDEO
505 default y
506 ---help---
507 Set this if the backlight pwm output is active low.
508
Hans de Goede55410082015-02-16 17:23:25 +0100509config VIDEO_LCD_PANEL_I2C
510 bool "LCD panel needs to be configured via i2c"
511 depends on VIDEO
Hans de Goede1fc42012015-03-07 12:00:02 +0100512 default n
Hans de Goede55410082015-02-16 17:23:25 +0100513 ---help---
514 Say y here if the LCD panel needs to be configured via i2c. This
515 will add a bitbang i2c controller using gpios to talk to the LCD.
516
517config VIDEO_LCD_PANEL_I2C_SDA
518 string "LCD panel i2c interface SDA pin"
519 depends on VIDEO_LCD_PANEL_I2C
520 default "PG12"
521 ---help---
522 Set the SDA pin for the LCD i2c interface. This takes a string in the
523 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
524
525config VIDEO_LCD_PANEL_I2C_SCL
526 string "LCD panel i2c interface SCL pin"
527 depends on VIDEO_LCD_PANEL_I2C
528 default "PG10"
529 ---help---
530 Set the SCL pin for the LCD i2c interface. This takes a string in the
531 format understood by sunxi_name_to_gpio, e.g. PH1 for pin 1 of port H.
532
Hans de Goede213480e2015-01-01 22:04:34 +0100533
534# Note only one of these may be selected at a time! But hidden choices are
535# not supported by Kconfig
536config VIDEO_LCD_IF_PARALLEL
537 bool
538
539config VIDEO_LCD_IF_LVDS
540 bool
541
542
543choice
544 prompt "LCD panel support"
545 depends on VIDEO
546 ---help---
547 Select which type of LCD panel to support.
548
549config VIDEO_LCD_PANEL_PARALLEL
550 bool "Generic parallel interface LCD panel"
551 select VIDEO_LCD_IF_PARALLEL
552
553config VIDEO_LCD_PANEL_LVDS
554 bool "Generic lvds interface LCD panel"
555 select VIDEO_LCD_IF_LVDS
556
Siarhei Siamashka97ece832015-01-19 05:23:33 +0200557config VIDEO_LCD_PANEL_MIPI_4_LANE_513_MBPS_VIA_SSD2828
558 bool "MIPI 4-lane, 513Mbps LCD panel via SSD2828 bridge chip"
559 select VIDEO_LCD_SSD2828
560 select VIDEO_LCD_IF_PARALLEL
561 ---help---
Hans de Goedec1cfd512015-08-08 16:13:53 +0200562 7.85" 768x1024 LCD panels, such as LG LP079X01 or AUO B079XAN01.0
563
564config VIDEO_LCD_PANEL_EDP_4_LANE_1620M_VIA_ANX9804
565 bool "eDP 4-lane, 1.62G LCD panel via ANX9804 bridge chip"
566 select VIDEO_LCD_ANX9804
567 select VIDEO_LCD_IF_PARALLEL
568 select VIDEO_LCD_PANEL_I2C
569 ---help---
570 Select this for eDP LCD panels with 4 lanes running at 1.62G,
571 connected via an ANX9804 bridge chip.
Siarhei Siamashka97ece832015-01-19 05:23:33 +0200572
Hans de Goede27515b22015-01-20 09:23:36 +0100573config VIDEO_LCD_PANEL_HITACHI_TX18D42VM
574 bool "Hitachi tx18d42vm LCD panel"
575 select VIDEO_LCD_HITACHI_TX18D42VM
576 select VIDEO_LCD_IF_LVDS
577 ---help---
578 7.85" 1024x768 Hitachi tx18d42vm LCD panel support
579
Hans de Goedeaad2ac22015-02-16 17:49:47 +0100580config VIDEO_LCD_TL059WV5C0
581 bool "tl059wv5c0 LCD panel"
582 select VIDEO_LCD_PANEL_I2C
583 select VIDEO_LCD_IF_PARALLEL
584 ---help---
585 6" 480x800 tl059wv5c0 panel support, as used on the Utoo P66 and
586 Aigo M60/M608/M606 tablets.
587
Hans de Goede213480e2015-01-01 22:04:34 +0100588endchoice
589
590
Hans de Goedec13f60d2015-01-25 12:10:48 +0100591config GMAC_TX_DELAY
592 int "GMAC Transmit Clock Delay Chain"
593 default 0
594 ---help---
595 Set the GMAC Transmit Clock Delay Chain value.
596
Hans de Goedeff42d102015-09-13 13:02:48 +0200597config SPL_STACK_R_ADDR
598 default 0x4fe00000 if MACH_SUN4I || MACH_SUN5I || MACH_SUN6I || MACH_SUN7I || MACH_SUN8I
599 default 0x2fe00000 if MACH_SUN9I
600
Masahiro Yamadadd840582014-07-30 14:08:14 +0900601endif