blob: 2f559265a50080ddf8baf2122ea84da97be7d5b6 [file] [log] [blame]
Simon Glass2e7d35d2014-02-26 15:59:21 -07001/dts-v1/;
2
Patrick Delaunay2c0f7822020-01-13 11:35:13 +01003#include <dt-bindings/gpio/gpio.h>
4#include <dt-bindings/gpio/sandbox-gpio.h>
5
Simon Glass2e7d35d2014-02-26 15:59:21 -07006/ {
7 model = "sandbox";
8 compatible = "sandbox";
9 #address-cells = <1>;
Simon Glass0503e822015-07-06 12:54:36 -060010 #size-cells = <1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -070011
Simon Glass00606d72014-07-23 06:55:03 -060012 aliases {
13 console = &uart0;
Simon Glass171e9912015-05-22 15:42:15 -060014 eth0 = "/eth@10002000";
Bin Meng71d79712015-08-27 22:25:53 -070015 eth3 = &eth_3;
Simon Glass171e9912015-05-22 15:42:15 -060016 eth5 = &eth_5;
Simon Glass5d9a88f2018-10-01 12:22:40 -060017 gpio1 = &gpio_a;
18 gpio2 = &gpio_b;
Patrick Delaunayff526652020-01-13 11:35:14 +010019 gpio3 = &gpio_c;
Simon Glass9cc36a22015-01-25 08:27:05 -070020 i2c0 = "/i2c@0";
Simon Glasse48eeb92017-04-23 20:02:07 -060021 mmc0 = "/mmc0";
22 mmc1 = "/mmc1";
Bin Mengdee4d752018-08-03 01:14:41 -070023 pci0 = &pci0;
24 pci1 = &pci1;
Bin Meng3ed214a2018-08-03 01:14:50 -070025 pci2 = &pci2;
Michael Wallebe1a6e92020-06-02 01:47:09 +020026 remoteproc0 = &rproc_1;
27 remoteproc1 = &rproc_2;
Simon Glass52d3bc52015-05-22 15:42:17 -060028 rtc0 = &rtc_0;
29 rtc1 = &rtc_1;
Simon Glass171e9912015-05-22 15:42:15 -060030 spi0 = "/spi@0";
Przemyslaw Marczakf64000c2015-05-13 13:38:34 +020031 testfdt6 = "/e-test";
Simon Glass9cc36a22015-01-25 08:27:05 -070032 testbus3 = "/some-bus";
33 testfdt0 = "/some-bus/c-test@0";
34 testfdt1 = "/some-bus/c-test@1";
35 testfdt3 = "/b-test";
36 testfdt5 = "/some-bus/c-test@5";
37 testfdt8 = "/a-test";
Eugeniu Rosca507cef32018-05-19 14:13:55 +020038 fdt-dummy0 = "/translation-test@8000/dev@0,0";
39 fdt-dummy1 = "/translation-test@8000/dev@1,100";
40 fdt-dummy2 = "/translation-test@8000/dev@2,200";
41 fdt-dummy3 = "/translation-test@8000/noxlatebus@3,300/dev@42";
Simon Glasse00cb222015-03-25 12:23:05 -060042 usb0 = &usb_0;
43 usb1 = &usb_1;
44 usb2 = &usb_2;
Mario Six957983e2018-08-09 14:51:19 +020045 axi0 = &axi;
Mario Six4eea5312018-09-27 09:19:31 +020046 osd0 = "/osd";
Simon Glass00606d72014-07-23 06:55:03 -060047 };
48
Simon Glassce6d99a2018-12-10 10:37:33 -070049 audio: audio-codec {
50 compatible = "sandbox,audio-codec";
51 #sound-dai-cells = <1>;
52 };
53
Philippe Reynesa6c6f0f2020-07-24 18:19:51 +020054 buttons {
55 compatible = "gpio-keys";
56
57 summer {
58 gpios = <&gpio_a 3 0>;
59 label = "summer";
60 };
61
62 christmas {
63 gpios = <&gpio_a 4 0>;
64 label = "christmas";
65 };
66 };
67
Simon Glasse96fa6c2018-12-10 10:37:34 -070068 cros_ec: cros-ec {
Simon Glasse6c5c942018-10-01 12:22:08 -060069 reg = <0 0>;
70 compatible = "google,cros-ec-sandbox";
71
72 /*
73 * This describes the flash memory within the EC. Note
74 * that the STM32L flash erases to 0, not 0xff.
75 */
76 flash {
77 image-pos = <0x08000000>;
78 size = <0x20000>;
79 erase-value = <0>;
80
81 /* Information for sandbox */
82 ro {
83 image-pos = <0>;
84 size = <0xf000>;
85 };
86 wp-ro {
87 image-pos = <0xf000>;
88 size = <0x1000>;
89 };
90 rw {
91 image-pos = <0x10000>;
92 size = <0x10000>;
93 };
94 };
95 };
96
Yannick Fertré23f965a2019-10-07 15:29:05 +020097 dsi_host: dsi_host {
98 compatible = "sandbox,dsi-host";
99 };
100
Simon Glass2e7d35d2014-02-26 15:59:21 -0700101 a-test {
Simon Glass0503e822015-07-06 12:54:36 -0600102 reg = <0 1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700103 compatible = "denx,u-boot-fdt-test";
Simon Glasseb9ef5f2014-07-23 06:54:57 -0600104 ping-expect = <0>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700105 ping-add = <0>;
Simon Glass00606d72014-07-23 06:55:03 -0600106 u-boot,dm-pre-reloc;
Patrick Delaunay2c0f7822020-01-13 11:35:13 +0100107 test-gpios = <&gpio_a 1>, <&gpio_a 4>,
108 <&gpio_b 5 GPIO_ACTIVE_HIGH 3 2 1>,
Simon Glass3669e0e2015-01-05 20:05:29 -0700109 <0>, <&gpio_a 12>;
Patrick Delaunay2c0f7822020-01-13 11:35:13 +0100110 test2-gpios = <&gpio_a 1>, <&gpio_a 4>,
111 <&gpio_b 6 GPIO_ACTIVE_LOW 3 2 1>,
112 <&gpio_b 7 GPIO_IN 3 2 1>,
113 <&gpio_b 8 GPIO_OUT 3 2 1>,
114 <&gpio_b 9 (GPIO_OUT|GPIO_OUT_ACTIVE) 3 2 1>;
Patrick Delaunayff526652020-01-13 11:35:14 +0100115 test3-gpios =
116 <&gpio_c 0 (GPIO_OUT|GPIO_OPEN_DRAIN)>,
117 <&gpio_c 1 (GPIO_OUT|GPIO_OPEN_SOURCE)>,
118 <&gpio_c 2 GPIO_OUT>,
119 <&gpio_c 3 (GPIO_IN|GPIO_PULL_UP)>,
120 <&gpio_c 4 (GPIO_IN|GPIO_PULL_DOWN)>,
Neil Armstrong9bf87e22020-05-05 10:43:18 +0200121 <&gpio_c 5 GPIO_IN>,
122 <&gpio_c 6 (GPIO_ACTIVE_LOW|GPIO_OUT|GPIO_OPEN_DRAIN)>,
123 <&gpio_c 7 (GPIO_ACTIVE_LOW|GPIO_OUT|GPIO_OPEN_SOURCE)>;
Simon Glassa1b17e42018-12-10 10:37:37 -0700124 int-value = <1234>;
125 uint-value = <(-1234)>;
Dario Binacchi70573c62020-03-29 18:04:40 +0200126 int64-value = /bits/ 64 <0x1111222233334444>;
Dario Binacchi4bb70752020-03-29 18:04:41 +0200127 int-array = <5678 9123 4567>;
Simon Glass06679002020-07-07 13:11:58 -0600128 str-value = "test string";
Simon Glass02554352020-02-06 09:55:00 -0700129 interrupts-extended = <&irq 3 0>;
Simon Glassfefac0b2020-07-07 13:12:11 -0600130 acpi,name = "GHIJ";
Simon Glass2e7d35d2014-02-26 15:59:21 -0700131 };
132
133 junk {
Simon Glass0503e822015-07-06 12:54:36 -0600134 reg = <1 1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700135 compatible = "not,compatible";
136 };
137
138 no-compatible {
Simon Glass0503e822015-07-06 12:54:36 -0600139 reg = <2 1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700140 };
141
Simon Glass5d9a88f2018-10-01 12:22:40 -0600142 backlight: backlight {
143 compatible = "pwm-backlight";
144 enable-gpios = <&gpio_a 1>;
145 power-supply = <&ldo_1>;
146 pwms = <&pwm 0 1000>;
147 default-brightness-level = <5>;
148 brightness-levels = <0 16 32 64 128 170 202 234 255>;
149 };
150
Jean-Jacques Hiblot49c752c2018-08-09 16:17:46 +0200151 bind-test {
Patrice Chotard1f0d5882020-07-28 09:13:33 +0200152 compatible = "simple-bus";
Jean-Jacques Hiblot49c752c2018-08-09 16:17:46 +0200153 bind-test-child1 {
154 compatible = "sandbox,phy";
155 #phy-cells = <1>;
156 };
157
158 bind-test-child2 {
159 compatible = "simple-bus";
160 };
161 };
162
Simon Glass2e7d35d2014-02-26 15:59:21 -0700163 b-test {
Simon Glass0503e822015-07-06 12:54:36 -0600164 reg = <3 1>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700165 compatible = "denx,u-boot-fdt-test";
Simon Glasseb9ef5f2014-07-23 06:54:57 -0600166 ping-expect = <3>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700167 ping-add = <3>;
168 };
169
Jean-Jacques Hiblot86322f52017-04-24 11:51:28 +0200170 phy_provider0: gen_phy@0 {
171 compatible = "sandbox,phy";
172 #phy-cells = <1>;
173 };
174
175 phy_provider1: gen_phy@1 {
176 compatible = "sandbox,phy";
177 #phy-cells = <0>;
178 broken;
179 };
180
Chunfeng Yun00c82ac2020-05-02 11:35:12 +0200181 phy_provider2: gen_phy@2 {
182 compatible = "sandbox,phy";
183 #phy-cells = <0>;
184 };
185
Jean-Jacques Hiblot86322f52017-04-24 11:51:28 +0200186 gen_phy_user: gen_phy_user {
187 compatible = "simple-bus";
188 phys = <&phy_provider0 0>, <&phy_provider0 1>, <&phy_provider1>;
189 phy-names = "phy1", "phy2", "phy3";
190 };
191
Chunfeng Yun00c82ac2020-05-02 11:35:12 +0200192 gen_phy_user1: gen_phy_user1 {
193 compatible = "simple-bus";
194 phys = <&phy_provider0 0>, <&phy_provider2>;
195 phy-names = "phy1", "phy2";
196 };
197
Simon Glass2e7d35d2014-02-26 15:59:21 -0700198 some-bus {
199 #address-cells = <1>;
200 #size-cells = <0>;
Simon Glass1ca7e202014-07-23 06:55:18 -0600201 compatible = "denx,u-boot-test-bus";
Simon Glass0503e822015-07-06 12:54:36 -0600202 reg = <3 1>;
Simon Glasseb9ef5f2014-07-23 06:54:57 -0600203 ping-expect = <4>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700204 ping-add = <4>;
Simon Glass1ca7e202014-07-23 06:55:18 -0600205 c-test@5 {
Simon Glass2e7d35d2014-02-26 15:59:21 -0700206 compatible = "denx,u-boot-fdt-test";
207 reg = <5>;
Simon Glass1ca7e202014-07-23 06:55:18 -0600208 ping-expect = <5>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700209 ping-add = <5>;
210 };
Simon Glass1ca7e202014-07-23 06:55:18 -0600211 c-test@0 {
212 compatible = "denx,u-boot-fdt-test";
213 reg = <0>;
214 ping-expect = <6>;
215 ping-add = <6>;
216 };
217 c-test@1 {
218 compatible = "denx,u-boot-fdt-test";
219 reg = <1>;
220 ping-expect = <7>;
221 ping-add = <7>;
222 };
Simon Glass2e7d35d2014-02-26 15:59:21 -0700223 };
224
225 d-test {
Simon Glass0503e822015-07-06 12:54:36 -0600226 reg = <3 1>;
Simon Glass5a66a8f2014-07-23 06:55:12 -0600227 ping-expect = <6>;
228 ping-add = <6>;
229 compatible = "google,another-fdt-test";
230 };
231
232 e-test {
Simon Glass0503e822015-07-06 12:54:36 -0600233 reg = <3 1>;
Simon Glasseb9ef5f2014-07-23 06:54:57 -0600234 ping-expect = <6>;
Simon Glass2e7d35d2014-02-26 15:59:21 -0700235 ping-add = <6>;
236 compatible = "google,another-fdt-test";
237 };
238
Simon Glass9cc36a22015-01-25 08:27:05 -0700239 f-test {
240 compatible = "denx,u-boot-fdt-test";
241 };
242
243 g-test {
244 compatible = "denx,u-boot-fdt-test";
245 };
246
Bin Meng2786cd72018-10-10 22:07:01 -0700247 h-test {
248 compatible = "denx,u-boot-fdt-test1";
249 };
250
Chunfeng Yunbf6ad912020-05-02 11:35:10 +0200251 i-test {
252 compatible = "mediatek,u-boot-fdt-test";
253 #address-cells = <1>;
254 #size-cells = <0>;
255
256 subnode@0 {
257 reg = <0>;
258 };
259
260 subnode@1 {
261 reg = <1>;
262 };
263
264 subnode@2 {
265 reg = <2>;
266 };
267 };
268
Simon Glassdc12ebb2019-12-29 21:19:25 -0700269 devres-test {
270 compatible = "denx,u-boot-devres-test";
271 };
272
Simon Glass0f7b1112020-07-07 13:12:06 -0600273 acpi_test1: acpi-test {
Simon Glassf50cc952020-04-08 16:57:34 -0600274 compatible = "denx,u-boot-acpi-test";
Simon Glassb5183172020-07-07 13:12:03 -0600275 acpi-ssdt-test-data = "ab";
Simon Glass01694582020-07-07 13:12:08 -0600276 acpi-dsdt-test-data = "hi";
Simon Glass1361a532020-07-07 13:11:39 -0600277 child {
278 compatible = "denx,u-boot-acpi-test";
279 };
Simon Glassf50cc952020-04-08 16:57:34 -0600280 };
281
Simon Glass0f7b1112020-07-07 13:12:06 -0600282 acpi_test2: acpi-test2 {
Simon Glass93f7f822020-04-26 09:19:46 -0600283 compatible = "denx,u-boot-acpi-test";
Simon Glassb5183172020-07-07 13:12:03 -0600284 acpi-ssdt-test-data = "cd";
Simon Glass01694582020-07-07 13:12:08 -0600285 acpi-dsdt-test-data = "jk";
Simon Glass93f7f822020-04-26 09:19:46 -0600286 };
287
Patrice Chotardee87a092017-09-04 14:55:57 +0200288 clocks {
289 clk_fixed: clk-fixed {
290 compatible = "fixed-clock";
291 #clock-cells = <0>;
292 clock-frequency = <1234>;
293 };
Anup Patelb630d572019-02-25 08:14:55 +0000294
295 clk_fixed_factor: clk-fixed-factor {
296 compatible = "fixed-factor-clock";
297 #clock-cells = <0>;
298 clock-div = <3>;
299 clock-mult = <2>;
300 clocks = <&clk_fixed>;
301 };
Lukasz Majewski4ab8e782019-06-24 15:50:47 +0200302
303 osc {
304 compatible = "fixed-clock";
305 #clock-cells = <0>;
306 clock-frequency = <20000000>;
307 };
Stephen Warren135aa952016-06-17 09:44:00 -0600308 };
309
310 clk_sandbox: clk-sbox {
Simon Glass6a1c7ce2015-07-06 12:54:24 -0600311 compatible = "sandbox,clk";
Stephen Warren135aa952016-06-17 09:44:00 -0600312 #clock-cells = <1>;
Jean-Jacques Hiblot9a52be12019-10-22 14:00:07 +0200313 assigned-clocks = <&clk_sandbox 3>;
314 assigned-clock-rates = <321>;
Stephen Warren135aa952016-06-17 09:44:00 -0600315 };
316
317 clk-test {
318 compatible = "sandbox,clk-test";
319 clocks = <&clk_fixed>,
320 <&clk_sandbox 1>,
Jean-Jacques Hiblotdd2e0ce2019-10-22 14:00:05 +0200321 <&clk_sandbox 0>,
322 <&clk_sandbox 3>,
323 <&clk_sandbox 2>;
324 clock-names = "fixed", "i2c", "spi", "uart2", "uart1";
Simon Glass6a1c7ce2015-07-06 12:54:24 -0600325 };
326
Lukasz Majewski87e460c2019-06-24 15:50:50 +0200327 ccf: clk-ccf {
328 compatible = "sandbox,clk-ccf";
329 };
330
Simon Glass171e9912015-05-22 15:42:15 -0600331 eth@10002000 {
332 compatible = "sandbox,eth";
333 reg = <0x10002000 0x1000>;
Joe Hershbergerc6fa51a2018-07-02 14:47:45 -0500334 fake-host-hwaddr = [00 00 66 44 22 00];
Simon Glass171e9912015-05-22 15:42:15 -0600335 };
336
337 eth_5: eth@10003000 {
338 compatible = "sandbox,eth";
339 reg = <0x10003000 0x1000>;
Joe Hershbergerc6fa51a2018-07-02 14:47:45 -0500340 fake-host-hwaddr = [00 00 66 44 22 11];
Simon Glass171e9912015-05-22 15:42:15 -0600341 };
342
Bin Meng71d79712015-08-27 22:25:53 -0700343 eth_3: sbe5 {
344 compatible = "sandbox,eth";
345 reg = <0x10005000 0x1000>;
Joe Hershbergerc6fa51a2018-07-02 14:47:45 -0500346 fake-host-hwaddr = [00 00 66 44 22 33];
Bin Meng71d79712015-08-27 22:25:53 -0700347 };
348
Simon Glass171e9912015-05-22 15:42:15 -0600349 eth@10004000 {
350 compatible = "sandbox,eth";
351 reg = <0x10004000 0x1000>;
Joe Hershbergerc6fa51a2018-07-02 14:47:45 -0500352 fake-host-hwaddr = [00 00 66 44 22 22];
Simon Glass171e9912015-05-22 15:42:15 -0600353 };
354
Rajan Vaja31b82172018-09-19 03:43:46 -0700355 firmware {
356 sandbox_firmware: sandbox-firmware {
357 compatible = "sandbox,firmware";
358 };
359 };
360
Patrick Delaunaye5301ba2020-01-13 11:35:15 +0100361 pinctrl-gpio {
362 compatible = "sandbox,pinctrl-gpio";
Simon Glass2e7d35d2014-02-26 15:59:21 -0700363
Patrick Delaunaye5301ba2020-01-13 11:35:15 +0100364 gpio_a: base-gpios {
365 compatible = "sandbox,gpio";
366 gpio-controller;
367 #gpio-cells = <1>;
368 gpio-bank-name = "a";
369 sandbox,gpio-count = <20>;
Heiko Schocher9ba84322020-05-22 11:08:58 +0200370 hog_input_active_low {
371 gpio-hog;
372 input;
Philippe Reynes037a56d2020-07-24 15:51:53 +0200373 gpios = <10 GPIO_ACTIVE_LOW>;
Heiko Schocher9ba84322020-05-22 11:08:58 +0200374 };
375 hog_input_active_high {
376 gpio-hog;
377 input;
Philippe Reynes037a56d2020-07-24 15:51:53 +0200378 gpios = <11 GPIO_ACTIVE_HIGH>;
Heiko Schocher9ba84322020-05-22 11:08:58 +0200379 };
380 hog_output_low {
381 gpio-hog;
382 output-low;
Philippe Reynes037a56d2020-07-24 15:51:53 +0200383 gpios = <12 GPIO_ACTIVE_HIGH>;
Heiko Schocher9ba84322020-05-22 11:08:58 +0200384 };
385 hog_output_high {
386 gpio-hog;
387 output-high;
Philippe Reynes037a56d2020-07-24 15:51:53 +0200388 gpios = <13 GPIO_ACTIVE_HIGH>;
Heiko Schocher9ba84322020-05-22 11:08:58 +0200389 };
Patrick Delaunaye5301ba2020-01-13 11:35:15 +0100390 };
Simon Glass0ae0cb72014-10-13 23:42:11 -0600391
Patrick Delaunaye5301ba2020-01-13 11:35:15 +0100392 gpio_b: extra-gpios {
393 compatible = "sandbox,gpio";
394 gpio-controller;
395 #gpio-cells = <5>;
396 gpio-bank-name = "b";
397 sandbox,gpio-count = <10>;
398 };
399
400 gpio_c: pinmux-gpios {
401 compatible = "sandbox,gpio";
402 gpio-controller;
403 #gpio-cells = <2>;
404 gpio-bank-name = "c";
405 sandbox,gpio-count = <10>;
406 };
Patrick Delaunayff526652020-01-13 11:35:14 +0100407 };
408
Simon Glassecc2ed52014-12-10 08:55:55 -0700409 i2c@0 {
410 #address-cells = <1>;
411 #size-cells = <0>;
Simon Glass0503e822015-07-06 12:54:36 -0600412 reg = <0 1>;
Simon Glassecc2ed52014-12-10 08:55:55 -0700413 compatible = "sandbox,i2c";
414 clock-frequency = <100000>;
415 eeprom@2c {
416 reg = <0x2c>;
417 compatible = "i2c-eeprom";
Simon Glass031a6502018-11-18 08:14:34 -0700418 sandbox,emul = <&emul_eeprom>;
Michal Simekf692b472020-05-28 11:48:55 +0200419 partitions {
420 compatible = "fixed-partitions";
421 #address-cells = <1>;
422 #size-cells = <1>;
423 bootcount_i2c: bootcount@10 {
424 reg = <10 2>;
425 };
426 };
Simon Glassecc2ed52014-12-10 08:55:55 -0700427 };
Przemyslaw Marczak9038cd52015-05-13 13:38:35 +0200428
Simon Glass52d3bc52015-05-22 15:42:17 -0600429 rtc_0: rtc@43 {
430 reg = <0x43>;
431 compatible = "sandbox-rtc";
Simon Glass031a6502018-11-18 08:14:34 -0700432 sandbox,emul = <&emul0>;
Simon Glass52d3bc52015-05-22 15:42:17 -0600433 };
434
435 rtc_1: rtc@61 {
436 reg = <0x61>;
437 compatible = "sandbox-rtc";
Simon Glass031a6502018-11-18 08:14:34 -0700438 sandbox,emul = <&emul1>;
439 };
440
441 i2c_emul: emul {
442 reg = <0xff>;
443 compatible = "sandbox,i2c-emul-parent";
444 emul_eeprom: emul-eeprom {
445 compatible = "sandbox,i2c-eeprom";
446 sandbox,filename = "i2c.bin";
447 sandbox,size = <256>;
448 };
449 emul0: emul0 {
450 compatible = "sandbox,i2c-rtc";
451 };
452 emul1: emull {
Simon Glass52d3bc52015-05-22 15:42:17 -0600453 compatible = "sandbox,i2c-rtc";
454 };
455 };
456
Przemyslaw Marczak9038cd52015-05-13 13:38:35 +0200457 sandbox_pmic: sandbox_pmic {
458 reg = <0x40>;
Simon Glass031a6502018-11-18 08:14:34 -0700459 sandbox,emul = <&emul_pmic0>;
Przemyslaw Marczak9038cd52015-05-13 13:38:35 +0200460 };
Lukasz Majewski686df492018-05-15 16:26:40 +0200461
462 mc34708: pmic@41 {
463 reg = <0x41>;
Simon Glass031a6502018-11-18 08:14:34 -0700464 sandbox,emul = <&emul_pmic1>;
Lukasz Majewski686df492018-05-15 16:26:40 +0200465 };
Simon Glassecc2ed52014-12-10 08:55:55 -0700466 };
467
Philipp Tomsich6f2d59c2018-12-14 21:14:29 +0100468 bootcount@0 {
469 compatible = "u-boot,bootcount-rtc";
470 rtc = <&rtc_1>;
471 offset = <0x13>;
472 };
473
Michal Simekf692b472020-05-28 11:48:55 +0200474 bootcount {
475 compatible = "u-boot,bootcount-i2c-eeprom";
476 i2c-eeprom = <&bootcount_i2c>;
477 };
478
Przemyslaw Marczak08d63002015-10-27 13:08:06 +0100479 adc@0 {
480 compatible = "sandbox,adc";
481 vdd-supply = <&buck2>;
482 vss-microvolts = <0>;
483 };
484
Simon Glass02554352020-02-06 09:55:00 -0700485 irq: irq {
Simon Glassfbb0efd2019-12-06 21:41:59 -0700486 compatible = "sandbox,irq";
Simon Glass02554352020-02-06 09:55:00 -0700487 interrupt-controller;
488 #interrupt-cells = <2>;
Simon Glassfbb0efd2019-12-06 21:41:59 -0700489 };
490
Simon Glass3c97c4f2016-01-18 19:52:26 -0700491 lcd {
492 u-boot,dm-pre-reloc;
493 compatible = "sandbox,lcd-sdl";
494 xres = <1366>;
495 yres = <768>;
496 };
497
Simon Glass3c43fba2015-07-06 12:54:34 -0600498 leds {
499 compatible = "gpio-leds";
500
501 iracibble {
502 gpios = <&gpio_a 1 0>;
503 label = "sandbox:red";
504 };
505
506 martinet {
507 gpios = <&gpio_a 2 0>;
508 label = "sandbox:green";
509 };
Patrick Bruenn274fb462018-04-11 11:16:29 +0200510
511 default_on {
512 gpios = <&gpio_a 5 0>;
513 label = "sandbox:default_on";
514 default-state = "on";
515 };
516
517 default_off {
518 gpios = <&gpio_a 6 0>;
519 label = "sandbox:default_off";
520 default-state = "off";
521 };
Simon Glass3c43fba2015-07-06 12:54:34 -0600522 };
523
Stephen Warren8961b522016-05-16 17:41:37 -0600524 mbox: mbox {
525 compatible = "sandbox,mbox";
526 #mbox-cells = <1>;
527 };
528
529 mbox-test {
530 compatible = "sandbox,mbox-test";
531 mboxes = <&mbox 100>, <&mbox 1>;
532 mbox-names = "other", "test";
533 };
534
AKASHI Takahiro073e6d62019-08-27 17:17:03 +0900535 cpus {
Sean Anderson7616e362020-09-28 10:52:23 -0400536 timebase-frequency = <2000000>;
AKASHI Takahiro073e6d62019-08-27 17:17:03 +0900537 cpu-test1 {
Sean Anderson7616e362020-09-28 10:52:23 -0400538 timebase-frequency = <3000000>;
AKASHI Takahiro073e6d62019-08-27 17:17:03 +0900539 compatible = "sandbox,cpu_sandbox";
540 u-boot,dm-pre-reloc;
541 };
Mario Sixfa44b532018-08-06 10:23:44 +0200542
AKASHI Takahiro073e6d62019-08-27 17:17:03 +0900543 cpu-test2 {
544 compatible = "sandbox,cpu_sandbox";
545 u-boot,dm-pre-reloc;
546 };
Mario Sixfa44b532018-08-06 10:23:44 +0200547
AKASHI Takahiro073e6d62019-08-27 17:17:03 +0900548 cpu-test3 {
549 compatible = "sandbox,cpu_sandbox";
550 u-boot,dm-pre-reloc;
551 };
Mario Sixfa44b532018-08-06 10:23:44 +0200552 };
553
Dave Gerlach21e3c212020-07-15 23:39:58 -0500554 chipid: chipid {
555 compatible = "sandbox,soc";
556 };
557
Simon Glasse96fa6c2018-12-10 10:37:34 -0700558 i2s: i2s {
559 compatible = "sandbox,i2s";
560 #sound-dai-cells = <1>;
Simon Glassecc79732019-02-16 20:24:56 -0700561 sandbox,silent; /* Don't emit sounds while testing */
Simon Glasse96fa6c2018-12-10 10:37:34 -0700562 };
563
Jean-Jacques Hiblot07e33712019-07-05 09:33:57 +0200564 nop-test_0 {
565 compatible = "sandbox,nop_sandbox1";
566 nop-test_1 {
567 compatible = "sandbox,nop_sandbox2";
568 bind = "True";
569 };
570 nop-test_2 {
571 compatible = "sandbox,nop_sandbox2";
572 bind = "False";
573 };
574 };
575
Mario Six004e67c2018-07-31 14:24:14 +0200576 misc-test {
577 compatible = "sandbox,misc_sandbox";
578 };
579
Simon Glasse48eeb92017-04-23 20:02:07 -0600580 mmc2 {
581 compatible = "sandbox,mmc";
582 };
583
584 mmc1 {
585 compatible = "sandbox,mmc";
586 };
587
588 mmc0 {
Simon Glass8e6cc462015-07-06 12:54:32 -0600589 compatible = "sandbox,mmc";
590 };
591
Simon Glassb45c8332019-02-16 20:24:50 -0700592 pch {
593 compatible = "sandbox,pch";
594 };
595
Tom Rini42c64d12020-02-11 12:41:23 -0500596 pci0: pci@0 {
Simon Glassd3b7ff12015-03-05 12:25:34 -0700597 compatible = "sandbox,pci";
598 device_type = "pci";
Tom Rini42c64d12020-02-11 12:41:23 -0500599 bus-range = <0x00 0xff>;
Simon Glassd3b7ff12015-03-05 12:25:34 -0700600 #address-cells = <3>;
601 #size-cells = <2>;
Simon Glassb0e2c232019-09-25 08:56:08 -0600602 ranges = <0x02000000 0 0x10000000 0x10000000 0 0x2000000
Simon Glassd3b7ff12015-03-05 12:25:34 -0700603 0x01000000 0 0x20000000 0x20000000 0 0x2000>;
Bin Meng2db7f2b2018-08-03 01:14:39 -0700604 pci@0,0 {
605 compatible = "pci-generic";
606 reg = <0x0000 0 0 0 0>;
Simon Glass9b69ba42019-09-25 08:56:10 -0600607 sandbox,emul = <&swap_case_emul0_0>;
Bin Meng2db7f2b2018-08-03 01:14:39 -0700608 };
Alex Marginean21ebbaf2019-06-07 11:24:24 +0300609 pci@1,0 {
610 compatible = "pci-generic";
Simon Glass33c215a2019-09-15 12:08:58 -0600611 /* reg 0 is at 0x14, using FDT_PCI_SPACE_MEM32 */
612 reg = <0x02000814 0 0 0 0
613 0x01000810 0 0 0 0>;
Simon Glass9b69ba42019-09-25 08:56:10 -0600614 sandbox,emul = <&swap_case_emul0_1>;
Alex Marginean21ebbaf2019-06-07 11:24:24 +0300615 };
Simon Glass3e17ffb2019-12-06 21:41:57 -0700616 p2sb-pci@2,0 {
617 compatible = "sandbox,p2sb";
618 reg = <0x02001010 0 0 0 0>;
619 sandbox,emul = <&p2sb_emul>;
620
621 adder {
622 intel,p2sb-port-id = <3>;
623 compatible = "sandbox,adder";
624 };
625 };
Simon Glass3b65ee32019-12-06 21:41:54 -0700626 pci@1e,0 {
627 compatible = "sandbox,pmc";
628 reg = <0xf000 0 0 0 0>;
629 sandbox,emul = <&pmc_emul1e>;
630 acpi-base = <0x400>;
631 gpe0-dwx-mask = <0xf>;
632 gpe0-dwx-shift-base = <4>;
633 gpe0-dw = <6 7 9>;
634 gpe0-sts = <0x20>;
635 gpe0-en = <0x30>;
636 };
Simon Glassd3b7ff12015-03-05 12:25:34 -0700637 pci@1f,0 {
638 compatible = "pci-generic";
Simon Glass33c215a2019-09-15 12:08:58 -0600639 /* reg 0 is at 0x10, using FDT_PCI_SPACE_IO */
640 reg = <0x0100f810 0 0 0 0>;
Simon Glass9b69ba42019-09-25 08:56:10 -0600641 sandbox,emul = <&swap_case_emul0_1f>;
642 };
643 };
644
645 pci-emul0 {
646 compatible = "sandbox,pci-emul-parent";
647 swap_case_emul0_0: emul0@0,0 {
648 compatible = "sandbox,swap-case";
649 };
650 swap_case_emul0_1: emul0@1,0 {
651 compatible = "sandbox,swap-case";
652 use-ea;
653 };
654 swap_case_emul0_1f: emul0@1f,0 {
655 compatible = "sandbox,swap-case";
Simon Glassd3b7ff12015-03-05 12:25:34 -0700656 };
Simon Glass3e17ffb2019-12-06 21:41:57 -0700657 p2sb_emul: emul@2,0 {
658 compatible = "sandbox,p2sb-emul";
659 };
Simon Glass3b65ee32019-12-06 21:41:54 -0700660 pmc_emul1e: emul@1e,0 {
661 compatible = "sandbox,pmc-emul";
662 };
Simon Glassd3b7ff12015-03-05 12:25:34 -0700663 };
664
Tom Rini42c64d12020-02-11 12:41:23 -0500665 pci1: pci@1 {
Bin Mengdee4d752018-08-03 01:14:41 -0700666 compatible = "sandbox,pci";
667 device_type = "pci";
Tom Rini42c64d12020-02-11 12:41:23 -0500668 bus-range = <0x00 0xff>;
Bin Mengdee4d752018-08-03 01:14:41 -0700669 #address-cells = <3>;
670 #size-cells = <2>;
Suneel Garapati4cf56ec2019-10-19 17:10:20 -0700671 ranges = <0x02000000 0 0x30000000 0x30000000 0 0x2000 // MEM0
672 0x02000000 0 0x31000000 0x31000000 0 0x2000 // MEM1
673 0x01000000 0 0x40000000 0x40000000 0 0x2000>;
Bin Meng490d13a2018-08-03 01:14:47 -0700674 sandbox,dev-info = <0x08 0x00 0x1234 0x5678
Marek Vasutb59349a2018-10-10 21:27:08 +0200675 0x0c 0x00 0x1234 0x5678
676 0x10 0x00 0x1234 0x5678>;
677 pci@10,0 {
678 reg = <0x8000 0 0 0 0>;
679 };
Bin Mengdee4d752018-08-03 01:14:41 -0700680 };
681
Tom Rini42c64d12020-02-11 12:41:23 -0500682 pci2: pci@2 {
Bin Meng3ed214a2018-08-03 01:14:50 -0700683 compatible = "sandbox,pci";
684 device_type = "pci";
Tom Rini42c64d12020-02-11 12:41:23 -0500685 bus-range = <0x00 0xff>;
Bin Meng3ed214a2018-08-03 01:14:50 -0700686 #address-cells = <3>;
687 #size-cells = <2>;
688 ranges = <0x02000000 0 0x50000000 0x50000000 0 0x2000
689 0x01000000 0 0x60000000 0x60000000 0 0x2000>;
690 sandbox,dev-info = <0x08 0x00 0x1234 0x5678>;
691 pci@1f,0 {
692 compatible = "pci-generic";
693 reg = <0xf800 0 0 0 0>;
Simon Glass9b69ba42019-09-25 08:56:10 -0600694 sandbox,emul = <&swap_case_emul2_1f>;
695 };
696 };
697
698 pci-emul2 {
699 compatible = "sandbox,pci-emul-parent";
700 swap_case_emul2_1f: emul2@1f,0 {
701 compatible = "sandbox,swap-case";
Bin Meng3ed214a2018-08-03 01:14:50 -0700702 };
703 };
704
Ramon Friedbb413332019-04-27 11:15:23 +0300705 pci_ep: pci_ep {
706 compatible = "sandbox,pci_ep";
707 };
708
Simon Glass98561572017-04-23 20:10:44 -0600709 probing {
710 compatible = "simple-bus";
711 test1 {
712 compatible = "denx,u-boot-probe-test";
713 };
714
715 test2 {
716 compatible = "denx,u-boot-probe-test";
717 };
718
719 test3 {
720 compatible = "denx,u-boot-probe-test";
721 };
722
723 test4 {
724 compatible = "denx,u-boot-probe-test";
Jean-Jacques Hiblot6c3af1f2018-11-29 10:57:37 +0100725 first-syscon = <&syscon0>;
726 second-sys-ctrl = <&another_system_controller>;
Patrick Delaunaya442e612019-03-07 09:57:13 +0100727 third-syscon = <&syscon2>;
Simon Glass98561572017-04-23 20:10:44 -0600728 };
729 };
730
Stephen Warren61f5ddc2016-07-13 13:45:31 -0600731 pwrdom: power-domain {
732 compatible = "sandbox,power-domain";
733 #power-domain-cells = <1>;
734 };
735
736 power-domain-test {
737 compatible = "sandbox,power-domain-test";
738 power-domains = <&pwrdom 2>;
739 };
740
Simon Glass5d9a88f2018-10-01 12:22:40 -0600741 pwm: pwm {
Simon Glass43b41562017-04-16 21:01:11 -0600742 compatible = "sandbox,pwm";
Simon Glass5d9a88f2018-10-01 12:22:40 -0600743 #pwm-cells = <2>;
Simon Glass43b41562017-04-16 21:01:11 -0600744 };
745
746 pwm2 {
747 compatible = "sandbox,pwm";
Simon Glass5d9a88f2018-10-01 12:22:40 -0600748 #pwm-cells = <2>;
Simon Glass43b41562017-04-16 21:01:11 -0600749 };
750
Simon Glass64ce0ca2015-07-06 12:54:31 -0600751 ram {
752 compatible = "sandbox,ram";
753 };
754
Simon Glass5010d982015-07-06 12:54:29 -0600755 reset@0 {
756 compatible = "sandbox,warm-reset";
757 };
758
759 reset@1 {
760 compatible = "sandbox,reset";
761 };
762
Stephen Warren4581b712016-06-17 09:43:59 -0600763 resetc: reset-ctl {
764 compatible = "sandbox,reset-ctl";
765 #reset-cells = <1>;
766 };
767
768 reset-ctl-test {
769 compatible = "sandbox,reset-ctl-test";
770 resets = <&resetc 100>, <&resetc 2>;
771 reset-names = "other", "test";
772 };
773
Sughosh Ganuff0dada2019-12-28 23:58:31 +0530774 rng {
775 compatible = "sandbox,sandbox-rng";
776 };
777
Nishanth Menon52159402015-09-17 15:42:41 -0500778 rproc_1: rproc@1 {
779 compatible = "sandbox,test-processor";
780 remoteproc-name = "remoteproc-test-dev1";
781 };
782
783 rproc_2: rproc@2 {
784 compatible = "sandbox,test-processor";
785 internal-memory-mapped;
786 remoteproc-name = "remoteproc-test-dev2";
787 };
788
Simon Glass5d9a88f2018-10-01 12:22:40 -0600789 panel {
790 compatible = "simple-panel";
791 backlight = <&backlight 0 100>;
792 };
793
Ramon Fried7fd7e2c2018-07-02 02:57:59 +0300794 smem@0 {
795 compatible = "sandbox,smem";
796 };
797
Simon Glassd4901892018-12-10 10:37:36 -0700798 sound {
799 compatible = "sandbox,sound";
800 cpu {
801 sound-dai = <&i2s 0>;
802 };
803
804 codec {
805 sound-dai = <&audio 0>;
806 };
807 };
808
Simon Glass0ae0cb72014-10-13 23:42:11 -0600809 spi@0 {
810 #address-cells = <1>;
811 #size-cells = <0>;
Simon Glass0503e822015-07-06 12:54:36 -0600812 reg = <0 1>;
Simon Glass0ae0cb72014-10-13 23:42:11 -0600813 compatible = "sandbox,spi";
814 cs-gpios = <0>, <&gpio_a 0>;
815 spi.bin@0 {
816 reg = <0>;
Neil Armstrongffd4c7c2019-02-10 10:16:20 +0000817 compatible = "spansion,m25p16", "jedec,spi-nor";
Simon Glass0ae0cb72014-10-13 23:42:11 -0600818 spi-max-frequency = <40000000>;
819 sandbox,filename = "spi.bin";
820 };
821 };
822
Jean-Jacques Hiblot6c3af1f2018-11-29 10:57:37 +0100823 syscon0: syscon@0 {
Simon Glass04035fd2015-07-06 12:54:35 -0600824 compatible = "sandbox,syscon0";
Mario Six82744c22018-10-04 09:00:40 +0200825 reg = <0x10 16>;
Simon Glass04035fd2015-07-06 12:54:35 -0600826 };
827
Jean-Jacques Hiblot6c3af1f2018-11-29 10:57:37 +0100828 another_system_controller: syscon@1 {
Simon Glass04035fd2015-07-06 12:54:35 -0600829 compatible = "sandbox,syscon1";
Simon Glass0503e822015-07-06 12:54:36 -0600830 reg = <0x20 5
831 0x28 6
832 0x30 7
833 0x38 8>;
Simon Glass04035fd2015-07-06 12:54:35 -0600834 };
835
Patrick Delaunaya442e612019-03-07 09:57:13 +0100836 syscon2: syscon@2 {
Masahiro Yamada99552c32018-04-23 13:26:53 +0900837 compatible = "simple-mfd", "syscon";
838 reg = <0x40 5
839 0x48 6
840 0x50 7
841 0x58 8>;
842 };
843
Sean Anderson7616e362020-09-28 10:52:23 -0400844 timer@0 {
Thomas Choue7cc8d12015-12-11 16:27:34 +0800845 compatible = "sandbox,timer";
846 clock-frequency = <1000000>;
847 };
848
Sean Anderson7616e362020-09-28 10:52:23 -0400849 timer@1 {
850 compatible = "sandbox,timer";
851 sandbox,timebase-frequency-fallback;
852 };
853
Miquel Raynalb91ad162018-05-15 11:57:27 +0200854 tpm2 {
855 compatible = "sandbox,tpm2";
856 };
857
Simon Glass171e9912015-05-22 15:42:15 -0600858 uart0: serial {
859 compatible = "sandbox,serial";
860 u-boot,dm-pre-reloc;
Joe Hershbergerbfacad72015-03-22 17:09:15 -0500861 };
862
Simon Glasse00cb222015-03-25 12:23:05 -0600863 usb_0: usb@0 {
864 compatible = "sandbox,usb";
865 status = "disabled";
866 hub {
867 compatible = "sandbox,usb-hub";
868 #address-cells = <1>;
869 #size-cells = <0>;
870 flash-stick {
871 reg = <0>;
872 compatible = "sandbox,usb-flash";
873 };
874 };
875 };
876
877 usb_1: usb@1 {
878 compatible = "sandbox,usb";
879 hub {
880 compatible = "usb-hub";
881 usb,device-class = <9>;
Michael Wallec03b7612020-06-02 01:47:07 +0200882 #address-cells = <1>;
883 #size-cells = <0>;
Simon Glasse00cb222015-03-25 12:23:05 -0600884 hub-emul {
885 compatible = "sandbox,usb-hub";
886 #address-cells = <1>;
887 #size-cells = <0>;
Simon Glass431cbd62015-11-08 23:48:01 -0700888 flash-stick@0 {
Simon Glasse00cb222015-03-25 12:23:05 -0600889 reg = <0>;
890 compatible = "sandbox,usb-flash";
891 sandbox,filepath = "testflash.bin";
892 };
893
Simon Glass431cbd62015-11-08 23:48:01 -0700894 flash-stick@1 {
895 reg = <1>;
896 compatible = "sandbox,usb-flash";
897 sandbox,filepath = "testflash1.bin";
898 };
899
900 flash-stick@2 {
901 reg = <2>;
902 compatible = "sandbox,usb-flash";
903 sandbox,filepath = "testflash2.bin";
904 };
905
Simon Glassbff1a712015-11-08 23:48:08 -0700906 keyb@3 {
907 reg = <3>;
908 compatible = "sandbox,usb-keyb";
909 };
910
Simon Glasse00cb222015-03-25 12:23:05 -0600911 };
Michael Wallec03b7612020-06-02 01:47:07 +0200912
913 usbstor@1 {
914 reg = <1>;
915 };
916 usbstor@3 {
917 reg = <3>;
918 };
Simon Glasse00cb222015-03-25 12:23:05 -0600919 };
920 };
921
922 usb_2: usb@2 {
923 compatible = "sandbox,usb";
924 status = "disabled";
925 };
926
Mateusz Kulikowskid33776e2016-03-31 23:12:28 +0200927 spmi: spmi@0 {
928 compatible = "sandbox,spmi";
929 #address-cells = <0x1>;
930 #size-cells = <0x1>;
Simon Glassa605b0f2019-09-25 08:55:59 -0600931 ranges;
Mateusz Kulikowskid33776e2016-03-31 23:12:28 +0200932 pm8916@0 {
933 compatible = "qcom,spmi-pmic";
934 reg = <0x0 0x1>;
935 #address-cells = <0x1>;
936 #size-cells = <0x1>;
Simon Glassa605b0f2019-09-25 08:55:59 -0600937 ranges;
Mateusz Kulikowskid33776e2016-03-31 23:12:28 +0200938
939 spmi_gpios: gpios@c000 {
940 compatible = "qcom,pm8916-gpio";
941 reg = <0xc000 0x400>;
942 gpio-controller;
943 gpio-count = <4>;
944 #gpio-cells = <2>;
945 gpio-bank-name="spmi";
946 };
947 };
948 };
maxims@google.com0753bc22017-04-17 12:00:21 -0700949
950 wdt0: wdt@0 {
951 compatible = "sandbox,wdt";
952 };
Rob Clarkf2006802018-01-10 11:33:30 +0100953
Mario Six957983e2018-08-09 14:51:19 +0200954 axi: axi@0 {
955 compatible = "sandbox,axi";
956 #address-cells = <0x1>;
957 #size-cells = <0x1>;
958 store@0 {
959 compatible = "sandbox,sandbox_store";
960 reg = <0x0 0x400>;
961 };
962 };
963
Rob Clarkf2006802018-01-10 11:33:30 +0100964 chosen {
Simon Glass7e878162018-02-03 10:36:58 -0700965 #address-cells = <1>;
966 #size-cells = <1>;
Simon Glass14ca9f72020-01-27 08:49:43 -0700967 setting = "sunrise ohoka";
968 other-node = "/some-bus/c-test@5";
Simon Glassbd933bf2020-01-27 08:49:46 -0700969 int-values = <0x1937 72993>;
Simon Glass0f7b1112020-07-07 13:12:06 -0600970 u-boot,acpi-ssdt-order = <&acpi_test2 &acpi_test1>;
Rob Clarkf2006802018-01-10 11:33:30 +0100971 chosen-test {
972 compatible = "denx,u-boot-fdt-test";
973 reg = <9 1>;
974 };
975 };
Mario Sixe8d52912018-03-12 14:53:33 +0100976
977 translation-test@8000 {
978 compatible = "simple-bus";
979 reg = <0x8000 0x4000>;
980
981 #address-cells = <0x2>;
982 #size-cells = <0x1>;
983
984 ranges = <0 0x0 0x8000 0x1000
985 1 0x100 0x9000 0x1000
986 2 0x200 0xA000 0x1000
987 3 0x300 0xB000 0x1000
988 >;
989
Fabien Dessenne641067f2019-05-31 15:11:30 +0200990 dma-ranges = <0 0x000 0x10000000 0x1000
991 1 0x100 0x20000000 0x1000
992 >;
993
Mario Sixe8d52912018-03-12 14:53:33 +0100994 dev@0,0 {
995 compatible = "denx,u-boot-fdt-dummy";
996 reg = <0 0x0 0x1000>;
Álvaro Fernández Rojas79598822018-12-03 19:37:09 +0100997 reg-names = "sandbox-dummy-0";
Mario Sixe8d52912018-03-12 14:53:33 +0100998 };
999
1000 dev@1,100 {
1001 compatible = "denx,u-boot-fdt-dummy";
1002 reg = <1 0x100 0x1000>;
1003
1004 };
1005
1006 dev@2,200 {
1007 compatible = "denx,u-boot-fdt-dummy";
1008 reg = <2 0x200 0x1000>;
1009 };
1010
1011
1012 noxlatebus@3,300 {
1013 compatible = "simple-bus";
1014 reg = <3 0x300 0x1000>;
1015
1016 #address-cells = <0x1>;
1017 #size-cells = <0x0>;
1018
1019 dev@42 {
1020 compatible = "denx,u-boot-fdt-dummy";
1021 reg = <0x42>;
1022 };
1023 };
1024 };
Mario Six4eea5312018-09-27 09:19:31 +02001025
1026 osd {
1027 compatible = "sandbox,sandbox_osd";
1028 };
Tom Rinid24c1d02018-09-30 18:16:51 -04001029
Mario Sixe6fd0182018-07-31 11:44:13 +02001030 board {
1031 compatible = "sandbox,board_sandbox";
1032 };
Jens Wiklanderfa830ae2018-09-25 16:40:16 +02001033
1034 sandbox_tee {
1035 compatible = "sandbox,tee";
1036 };
Bin Meng4f89d492018-10-15 02:21:26 -07001037
1038 sandbox_virtio1 {
1039 compatible = "sandbox,virtio1";
1040 };
1041
1042 sandbox_virtio2 {
1043 compatible = "sandbox,virtio2";
1044 };
Patrice Chotardf41a8242018-10-24 14:10:23 +02001045
1046 pinctrl {
1047 compatible = "sandbox,pinctrl";
Patrick Delaunayd15c05b2020-01-13 11:35:12 +01001048
1049 pinctrl-names = "default";
1050 pinctrl-0 = <&gpios>;
1051
1052 gpios: gpios {
1053 gpio0 {
1054 pins = "GPIO0";
1055 bias-pull-up;
1056 input-disable;
1057 };
1058 gpio1 {
1059 pins = "GPIO1";
1060 output-high;
1061 drive-open-drain;
1062 };
1063 gpio2 {
1064 pins = "GPIO2";
1065 bias-pull-down;
1066 input-enable;
1067 };
1068 gpio3 {
1069 pins = "GPIO3";
1070 bias-disable;
1071 };
1072 };
Patrice Chotardf41a8242018-10-24 14:10:23 +02001073 };
Benjamin Gaignard7f84fc62018-11-27 13:49:50 +01001074
1075 hwspinlock@0 {
1076 compatible = "sandbox,hwspinlock";
1077 };
Grygorii Strashkob3309912018-11-28 19:17:51 +01001078
1079 dma: dma {
1080 compatible = "sandbox,dma";
1081 #dma-cells = <1>;
1082
1083 dmas = <&dma 0>, <&dma 1>, <&dma 2>;
1084 dma-names = "m2m", "tx0", "rx0";
1085 };
Alex Margineanec9594a2019-06-03 19:12:28 +03001086
Alex Margineanc3d9f3f2019-07-12 10:13:53 +03001087 /*
1088 * keep mdio-mux ahead of mdio so that the mux is removed first at the
1089 * end of the test. If parent mdio is removed first, clean-up of the
1090 * mux will trigger a 2nd probe of parent-mdio, leaving parent-mdio
1091 * active at the end of the test. That it turn doesn't allow the mdio
1092 * class to be destroyed, triggering an error.
1093 */
1094 mdio-mux-test {
1095 compatible = "sandbox,mdio-mux";
1096 #address-cells = <1>;
1097 #size-cells = <0>;
1098 mdio-parent-bus = <&mdio>;
1099
1100 mdio-ch-test@0 {
1101 reg = <0>;
1102 };
1103 mdio-ch-test@1 {
1104 reg = <1>;
1105 };
1106 };
1107
1108 mdio: mdio-test {
Alex Margineanec9594a2019-06-03 19:12:28 +03001109 compatible = "sandbox,mdio";
1110 };
Sean Anderson4a3390f2020-06-24 06:41:12 -04001111
1112 pm-bus-test {
1113 compatible = "simple-pm-bus";
1114 clocks = <&clk_sandbox 4>;
1115 power-domains = <&pwrdom 1>;
1116 };
Sean Anderson038b13e2020-06-24 06:41:14 -04001117
1118 resetc2: syscon-reset {
1119 compatible = "syscon-reset";
1120 #reset-cells = <1>;
1121 regmap = <&syscon0>;
1122 offset = <1>;
1123 mask = <0x27FFFFFF>;
1124 assert-high = <0>;
1125 };
1126
1127 syscon-reset-test {
1128 compatible = "sandbox,misc_sandbox";
1129 resets = <&resetc2 15>, <&resetc2 30>, <&resetc2 60>;
1130 reset-names = "valid", "no_mask", "out_of_range";
1131 };
Simon Glass2e7d35d2014-02-26 15:59:21 -07001132};
Przemyslaw Marczak9038cd52015-05-13 13:38:35 +02001133
1134#include "sandbox_pmic.dtsi"